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A CMOS voltage reference architecture is shown that operates at a power supply 
that is equal to two threshold voltages.  The circuit designed includes no more than two 
devices stacked between ddV  and ssV , thus allowing for the circuit to scale with device 
sizing (technology).  The circuit is demonstrated in a µ18.0  and µ09.0  process that 
operates at a power supply voltage of 0.9V and 0.4V, respectfully.   
The dissertation discusses the motivation behind scaling the MOSFET transistor 
and the challenges that scaling introduces to analog circuit design in general.  The voltage 
reference is a basic building block for most analog circuits, and therefore must be able to 
scale with technology.  The temperature characteristics of silicon and MOSFET devices 
are discussed in order to develop analog circuits that demonstrate specific and controlled 
temperature characteristics.  By describing the temperature characteristics of these 
devices with polynomials, the Method of Least Squares may be used to determine gain 
coefficients that give an optimum temperature independent voltage reference. 
 vii
Contents 
List of Tables ...........................................................................................................x 
List of Figures ........................................................................................................ xi 
Chapter 1:  Introduction ...........................................................................................1 
1.1 Introduction............................................................................................1 
1.2  Voltage Reference Technology..............................................................2 
1.3 Dissertation Organization ......................................................................6 
Chapter 2:  Trends in Process Technology ..............................................................8 
2.1 Introduction............................................................................................8 
2.2 Ideal Transistor Scaling Theory.............................................................8 
2.2.1 Introduction...................................................................................8 
2.2.2 Drain Saturation Current.............................................................11 
2.2.3 Propagation Delay.......................................................................12 
2.2.4 Digital Gate Power Density ........................................................17 
2.2.5 Device Intrinsic Gain ..................................................................18 
2.2.6 Transit Frequency Response of Device ......................................20 
2.2.7 Ideal Transistor Scaling Theory Summary .................................22 
2.3 Non-ideal Transistor Scaling Effects ...................................................23 
2.3.1 Short Channel Effects .................................................................23 
2.3.2 Threshold Voltage.......................................................................24 
2.3.3 Oxide Thickness..........................................................................28 
2.3.4 Carrier Mobility ..........................................................................30 
2.3.5 VDD............................................................................................31 
2.4 Transistor Scaling Summary................................................................36 
Chapter 3:  Temperature Dependent Devices ........................................................38 
3.1 Introduction..........................................................................................38 
3.2 Energy Gap of Silicon..........................................................................38 
3.3 Intrinsic Carrier Concentration ............................................................40 
 viii
3.4 Threshold Voltage................................................................................41 
3.5 Carrier Mobility ...................................................................................45 
3.6 Conclusion ...........................................................................................47 
Chapter 4:  CTAT and PTAT Generating Circuits ................................................49 
4.1 Introduction..........................................................................................49 
4.2 CTAT Sources .....................................................................................49 
4.3 PTAT Sources......................................................................................56 
4.4 Piecewise Linear Correction Circuit....................................................64 
4.5 Conclusion ...........................................................................................68 
Chapter 5:  Voltage Reference System Level ........................................................70 
5.1 Introduction..........................................................................................70 
5.2 Voltage Reference Architecture...........................................................70 
5.3 Method of Least Squares .....................................................................72 
5.4 Method of Least Squares Voltage Reference Methodology ................74 
5.5 Optimizing TC .....................................................................................81 
5.6 MLS Methodology Conclusion............................................................82 
Chapter 6:  Voltage Reference Circuit...................................................................84 
6.1 Introduction..........................................................................................84 
6.2 First Order Voltage Reference, µ18.0 ................................................84 
6.3 Third Order Voltage Reference, µ18.0 ..............................................88 
6.4 Fifth Order Voltage Reference, µ18.0 ................................................91 
6.5 First Order Voltage Reference, µ09.0 ................................................92 
6.6 Third Order Voltage Reference, µ09.0 ..............................................95 
6.7 Dependence on Power Supply .............................................................97 
6.8 Process Variation .................................................................................99 
6.9 Voltage Reference Design Conclusion ..............................................107 
 ix




List of Tables 
 
Table 2.1: Ideal Scaling Properties of MOSFET Device.......................................10 
Table 2.2: FOM of Ideal Scaling Properties of MOSFET Device.........................22 
Table 2.3:  Estimated Physical Relationships ........................................................24 
Table 3.1:  Energy Gap Variables and References ................................................39 
Table 3.2:  Parameters for Determining Non-Intrinsic Silicon Mobility...............46 
Table 6.1:  st1 , rd3 , and th5  Order Process Variations of µ18.0 , 
CTC oo 12555 <<− ......................................................................102 
Table 6.2:  st1 and rd3  Order Process Variations of nm90 , CTC oo 700 << ....106 
Table 6.3:  TC of Voltage Reference Circuit without Process Variation ............107 
 xi
List of Figures 
Figure 1.1:  Voltage Reference: beberef VKVV ∆+= ................................................3 
Figure 1.2:  One Volt CMOS Voltage Reference ....................................................4 
Figure 2.1:  Ideal MOSFET Scaling by Factor α .................................................11 
Figure 2.2:  Inverter Gate Logic with Loading Capacitance .................................13 
Figure 2.3:  MOSFET Cross Section with Capacitors...........................................14 
Figure 2.4:  Device Showing the Depletion Region and Pinch-Off Region..........19 
Figure 2.5:  (a) Large Signal and (b) Small Signal Model to Determine tf .........21 
Figure 2.6:  offI  as a Function of Technology Scaling..........................................27 
Figure 2.7:  ddV , thV , and hrV  as a Function of MOSFET Process Technology ...32 
Figure 2.8:  Analog Power Consumption to Maintain DR Throughout Scaling ...35 
Figure 3.1:  Energy Gap as a Function of Temperature.........................................39 
Figure 3.2:  Intrinsic Carrier Density of Silicon with Respect to Temperature.....41 
Figure 3.3:  Threshold Voltage as a Function of Temperature ..............................44 
Figure 3.4:  Mobility as a Function of Temperature..............................................47 
Figure 4.1:  Diode-connected MOSFET................................................................50 




 as a Function of Temperature in the Saturation Region52 




 as a Function of Temperature in the Subthreshold Region
...........................................................................................................54 
Figure 4.4:  Circuit Diagram to Extract thV ...........................................................55 
Figure 4.5:  PTAT Current Generator with OPAMP.............................................58 
Figure 4.6:  PTAT Current Generator without OPAMP........................................59 
Figure 4.7:  PTAT Voltage Generator ...................................................................60 
Figure 4.8:  Current Mirror into a Diode-connected Device .................................63 
 xii
Figure 4.9:  PWL Circuit Active when breakTT > ..................................................64 
Figure 4.10:  PWL Current that Responds with breakTT > ....................................66 
Figure 4.11:  PWL Circuit Active when 1TT < ....................................................67 
Figure 4.12:  PWL Current that Responds with breakTT < ....................................68 
Figure 5.1:  System Architecture of ( )thN 1+  Order Voltage Reference...............71 
Figure 5.2:  ctatI  and ptatI  for MLS Example ........................................................75 
Figure 5.3:  ptatctat IKIK 21 +  MLS First Order Example.......................................77 
Figure 5.4:  MLS Solution Plot of coreI  Level-shifted and 1,3 PWLIK  and 2,4 PWLIK 78 
Figure 5.5:  totalI  for the Third Order Voltage Reference......................................79 
Figure 5.6:  coreI  Level-shifted with 1,3 PWLIK , 2,4 PWLIK , 3,5 PWLIK , and 4,6 PWLIK 80 
Figure 5.7:  totalI  for the Fifth Order Voltage Reference.......................................81 
Figure 5.8:  totalI  of Set and Iteratively Searched PWL Temperature Breakpoints82 
Figure 6.1:  Voltage Reference Core .....................................................................85 
Figure 6.2:  µ18.0  First Order Reference for CTC oo 700 << ...........................87 
Figure 6.3:  µ18.0  First Order Reference for CTC oo 12555 <<− ....................88 
Figure 6.4:  PWL Circuits for Third Order Voltage Reference .............................89 
Figure 6.5:  µ18.0  Third Order Reference for CTC oo 700 << .........................90 
Figure 6.6:  µ18.0  Third Order Reference for CTC oo 12555 <<− ...................91 
Figure 6.7:  µ18.0  Fifth Order Reference for CTC oo 12555 <<− ....................92 
Figure 6.8:  nm90  First Order Reference for CTC oo 700 << ............................94 
Figure 6.9:  nm90  First Order Reference for CTC oo 12555 <<− .....................95 
Figure 6.10:  Gain Enhanced PWL Circuit............................................................96 
Figure 6.11:  nm90  Third Order Reference for CTC oo 700 << ........................97 
Figure 6.12:  Power Supply Sweep of Voltage Reference ( µ18.0 )......................98 
Figure 6.13:  Power Supply Sweep of Voltage Reference ( nm90 ).......................99 
 xiii
Figure 6.14:  Process Variations of st1 , rd3 , and th5  Order References, 
CTC oo 12555 <<− ......................................................................103 
Figure 6.15:  Process Variations of st1 , rd3 , and th5  Order References, 
CTC oo 12555 <<− ......................................................................104 
Figure 6.16:  Process Variations of st1  and rd3  Order References, CTC oo 700 <<
.........................................................................................................105 




Chapter 1:  Introduction 
1.1 INTRODUCTION 
     As Systems on a Chip (SOCs) become larger and more complex, they are able 
to support higher performing and more complex systems.  Cell phones, broadband 
communications, and audio-video wireless systems are just a few examples of SOC 
applications.  SOCs that are being developed in Ultra Deep Submicron (UDSM) 
processes use transistors lengths less than 100 nanometers (nm).  Devices of this scale 
inhibit performance capabilities of analog circuits that are traditionally used in larger 
dimensioned processes [5, 7].  As the technology roadmap continues to follow Moore’s 
Law into UDSM processes, there is a need to develop next generation analog circuit 
architectures that support SOCs. 
     Voltage references, current references, and time references are basic building 
blocks for analog systems [7, 15, 33, 74].  Analog-to-digital converters (ADCs) and 
digital-to-analog converters (DACs) use voltage and current references.  Phase-locked 
loops (PLLs) use time references as well as current references.  Because a current 
reference can be and is often generated from a voltage reference, the voltage reference is 
arguably the more fundamental circuit of the two.  Therefore, in order for analog circuits 
to continue to be integrated into the next generation SOCs, a voltage reference design in 
UDSM process technologies must be identified. 
     Voltage reference circuits provide a known voltage that is temperature and 
power supply independent.  This stable voltage is used by ADCs and DACs to produce 
predictable signals in both the digital and analog domains.  ADCs sample analog signals 
and compare them to the reference voltage.  The measured difference between these two 
values is encoded into a digital word.  Similarly, a DAC will convert a digital word into 
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an analog signal based on a reference voltage to digital word mapping.  The absolute 
accuracies of ADCs and DACs are dependent on the voltage reference. 
     As technology scales to smaller dimensions, analog circuits must adapt to 
electrical changes.  For example, power supplies follow the scaling trend and are reduced 
in each new generation.  In larger dimension processes, such as µ5.0  and µ35.0  
processes, five volt power supplies were possible.  However, as the devices scale to 
smaller dimensions, the maximum operating power supply has been reduced to 
approximately 1 volt and will soon be less than one volt.    
1.2  VOLTAGE REFERENCE TECHNOLOGY 
     The concept of generating a voltage that is stable with variations in 
temperature is straightforward.  A voltage or current that decreases linearly with 
increases in temperature is referred as a Complementary to Absolute Temperature 
(CTAT) signal.  Correspondingly, a voltage or current that increases linearly with 
increases in temperature is referred as a Proportional to Absolute Temperature (PTAT) 
signal.  By adding an appropriately scaled PTAT signal to a CTAT signal, it is possible to 
generate a signal in which the signal temperature differences cancel.  Typically, the 
signal with the smaller variation with respect to temperature is scaled in amplitude so that 
the CTAT and PTAT temperature responses are equal. 
     The generation of a perfect CTAT signal or a perfect PTAT signal is 
challenging and invariably circuits that are used to generate such signals will demonstrate 
some nonlinearity with temperature.  This nonlinearity introduces a residual temperature 
dependence when these signals are added, but this residual temperature dependence will 
be small if the nonlinearities are small.  Unless specified to the contrary, the terms CTAT 
and PTAT as used herein, designate signals that are either appropriately linear with 
temperature or that have a small nonlinearity with temperature. 
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     The first proposal to sum CTAT and PTAT voltages generated from bipolar 
devices, was published in 1964 [70].  The base to the emitter voltage of a bipolar device, 
beV , has a CTAT response.  By taking the voltage difference between two beV s, beV∆ , 
that have different current densities, a PTAT voltage can be generated.  The typical beV  
response with temperature shows a CmV o9.1−  temperature coefficient and the typical 
beV∆  response with temperature shows a CmV
o1.0  (device area dependent) 
temperature coefficient [15, 33, 74].  The standard equation for a voltage reference that 
uses bipolar devices is 
beberef VKVV ∆+=  [15, 33, 70-75],                  (1.1) 
where K  is the gain needed to compensate for the difference in the magnitude of the two 
temperature coefficients.  Figure 1.1 shows a well known circuit that can be used to sum 
the bipolar voltages, as shown in Equation 1.1, to produce a temperature stable voltage 
[33, 74].  By choosing appropriate component values and device sizes, the final  
 
 
Figure 1.1:  Voltage Reference: beberef VKVV ∆+=  
summation of the CTAT and scaled PTAT voltages result in refV  being temperature 







termed a bandgap reference because the resultant output voltage is dependent upon the 
bandgap voltage of silicon.  Most existing voltage references that exploit the temperature 
dependent properties of a bipolar device are appropriately termed bandgap references as 
well.  The OPAMP in Figure 1.1 must operate with a power supply voltage large enough 
to permit the required output level.  With the trend of UDSM power supplies decreasing 
below one volt, this circuit is incapable of providing an output voltage of 1.25 volts. 
     Several architectures are proposed in the literature that are capable of 
producing a temperature independent reference below 1.25 volts.  In fact, recent 
publications describe voltage references operating at one volt [76-80].  These 
architectures sum PTAT and CTAT currents that are converted from beV  and beV∆  
voltages. The resulting temperature independent voltage is no different than if the 
voltages had been summed, except that they may be scaled to any arbitrary voltage.  The 
advantage of current summing is that the power supply voltage requirements are no 
longer determined by the 1.25 volts.  Figure 1.2 is a good example of a low voltage 
bipolar voltage reference that uses current summing techniques [76]. 
 
 












One problem with this voltage reference is the limit on the minimum power supply 
voltage that can be used when attempting to operate with supply voltages well below 1 
volt.  This limit is inherently related to the I-V characteristics of a bipolar device.  Using 
KVL on the voltage reference shown in Figure 1.2, it is observed that the beV  of 1Q  plus 
the dsV  of 2M  will determine the minimum power supply requirements.  The beV  of a 
bipolar device may be as high as 0.8 volts in the desired temperature range while it is 
difficult to achieve the minimum dsV  voltage of a MOSFET in saturation much below 0.1 
volts.  Therefore, the minimum operating voltage of this circuit, as well as any others that 
incorporate a bipolar device, is limited to approximately 0.9 volts.  This problem creates 
a lower limit on the supply voltage of bipolar-based references and requires innovative 
circuit architectures to break through this barrier to address future technologies. 
     New architectures have been proposed that do not use bipolar devices [66, 81-
84].  These are CMOS based circuits and they remove the limit set by the beV  of a bipolar 
device and offer the potential to scale with technology.  The amount of power supply 
difference between ddV  and ssV  is related to the threshold voltage ( thV ) and dsV  of 
MOSFET devices.  As will be shown in Chapter 2, the threshold voltages scale with 
technology.  However, the ratio of the power supply to threshold voltage scaling is not 
unity.  The power supply decreases at a faster rate then the threshold voltage.  This 
relationship is due to non-ideal effects of transistors as they are scaled to smaller 
dimensions. 
     Voltage references that have the capability to scale with technology and still 
provide a stable, temperature independent voltage that performs as well as or better than 
existing bipolar bandgap circuits are needed.  In an attempt to meet this need, this work 
focuses on the development of CMOS voltage references that have no more than two 
devices stacked between the power supplies. 
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1.3 DISSERTATION ORGANIZATION 
     The focus of the dissertation is a scalable voltage reference that can be used in 
current and future technologies.  The contributions of this dissertation are: 
• A scalable CMOS voltage reference system design and methodology. 
• A voltage reference that uses a maximum of two devices stacked between 
the power supplies.  Results are shown for a voltage reference that 
operates from a standard power supply voltage down to just two threshold 
voltages of a MOSFET in µ18.0  and nm90  technologies. 
• The temperature dependence of the CMOS voltage reference is reduced by 
more than 10x, resulting in performance competitive with existing bipolar 
voltage references. 
     Chapter 2 discusses transistor scaling theory.  First, ideal scaling trends and the 
benefits offered to both digital and analog circuits are covered.  Following the discussion 
of benefits, non-ideal effects are discussed and addressed.  Within this chapter, it should 
become apparent that the need to reduce power consumption and chip area, while 
increasing the frequency at which the chip may operate, is driving transistor scaling.  It 
should also become apparent that the architecture developed and shown in this 
dissertation uses at most two MOSFET devices between the power supplies to address 
the device threshold voltage to ddV  relationship. 
     Chapter 3 discusses the fundamental physical parameters that are temperature 
dependent and affect the MOSFET temperature dependent characteristics.  The 
temperature dependence of the energy bandgap, intrinsic carrier concentration, and 
carrier mobility are discussed.  These insights allow for the development of temperature 
dependent circuits that will be used to generate the scalable UDSM high performance 
voltage reference. 
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    Chapter 4 covers various CTAT and PTAT circuits that may be used to 
generate a temperature independent reference.  In this chapter, basic MOSFET equations 
are introduced that, to first order, allow for easy insight into a circuit’s temperature 
characteristics.  With these equations, several circuits are evaluated that meet the needs of 
the technology scaling trends. 
     Chapter 5 explains, at the system level, the proposed voltage reference 
architecture.  A simple approach is given in which a higher-order voltage reference may 
be designed with the circuits described in Chapter 4.  The order of the voltage reference 
is unlimited, and in theory could produce a perfectly temperature independent voltage 
reference.  However, with non-ideal effects and device mismatch, it is impossible to get 
continued improvement.  Using the theoretical temperature characteristics of parameters 
presented in Chapter 3 and using circuit equations presented in Chapter 4, the anticipated 
performance of the new architecture is discussed.  This discussion shows that using this 
architecture offers potential to improve the temperature stability by over an order of 
magnitude beyond the performance reported in the literature. 
     Chapter 6 uses the principles and theory presented in previous chapters to 
complete circuit design of st1 , rd3 , and th5  order voltage references in a µ18.0  process 
with a power supply of 0.9 volts.  In order to show the scalability of this circuit, the same 
architecture is presented in a nm90  process with a power supply of 0.4 volts.  Realistic 
process variations are included in the simulations.  A short discussion on noise and 
possible methods of calibration are presented. 




Chapter 2:  Trends in Process Technology 
2.1 INTRODUCTION 
     This chapter focuses on the trend of shrinking the MOSFET’s physical size.  
Ideal transistor scaling theory and non-ideal effects of the MOSFET as a result of 
shrinking its geometrical parameters are discussed.  First, in section 2.2, the ideal theory 
behind scaling the MOS device is discussed.   Ideal scaling theory indicates that circuits 
have the ability to operate at a higher frequency while reducing the power consumption 
and area.  This is the motivation for shrinking the MOS device.  However, due to non-
ideal effects, the scaled transistor does not perform consistent with the ideal scaling 
theory.  However, the ideal scaling theory is useful as a goal for performance.  Section 
2.3 discusses some of the major non-ideal effects that result from shrinking the MOS 
device to smaller technologies.  The conclusion of this chapter is that Systems On a Chip 
(SOC) still benefit from shrinking the MOS device, but leakage currents increase, causing 
unwanted power drain, and the ddV  to thV  ratio decreases.  This provides the motivation 
to create a voltage reference circuit that uses only two stacked devices between the power 
supplies.   
2.2 IDEAL TRANSISTOR SCALING THEORY 
2.2.1 Introduction 
      By scaling the MOSFET’s physical and geometrical properties so that all of 
the electric fields scale proportionally, significant circuit benefits are realized and have 
paved the way for complex SOCs.  In addition to scaling the dimensions and doping 
concentrations of the device, the power supply ( ddV ), drain to source voltage ( dsV ), 
threshold voltage ( thV ), and the gate to source voltage ( gsV ) are scaled as well.  Figure 
2.1 shows the physical, geometrical, and potential voltage changes that are part of the 
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ideal device scaling process.  Geometrical dimensions that are reduced by the reciprocal 
of the scaling factor α  are the transistor’s gate width (W ), gate length ( L ), gate oxide 
thickness ( oxt ), and the source and drain region’s depth (d ) and width ( k ).  The doping 
concentration of the drain, source, and substrate region ( AN , DN ) of the device are 
increased by the scaling factor α .  The control voltages of the device ( gsV , dsV , thV , and 
ddV ) are all required to scale down by α  as well.  With the assumptions that are 
summarized in Table 2.1, a simple analysis can show why the scaling of the transistor is 



















Table 2.1: Ideal Scaling Properties of MOSFET Device 
Device Property Scaling Factor 
Device Width W  α
1  
Device Length L  α
1  
Gate Oxide Thickness oxτ  α
1  
Source/Drain Region Depth d  α
1  
Source/Drain Region Width k  α
1  
Source/Drain Doping Concentration α  














Figure 2.1:  Ideal MOSFET Scaling by Factor α  
2.2.2 Drain Saturation Current 
     The performance-to-device-scaling relationship is highly characterized by the 
drain current of the device operating in the saturation region and is discussed in more 
detail further in this section.  Device characteristics in the saturation region are described 
by the following voltage-to-current relationship [11, 12, 15, 18]: 








I ⋅−= .      (2.1) 
The drain current, dI , of an n-channel device is related to the following process and 
physical parameters:  Electron effective mobility effµ ; Oxide capacitance per unit area 
oxC ; Effective device width effW ; Effective device length effL ; Voltage gate to source 
gsV ;  Voltage drain to source dsV ; Channel length modulation coefficient λ ; Threshold 
voltage thV ; electron saturation velocity satν ; and the channel, source, and drain region 
doping concentration AN  and DN .  Non-ideal effects are lumped into the function 
( )λν ,,,,,, dsAsatsthgs VNRVVf  and are assumed to be equal to one for this analysis.  Gate 
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where oxε  is the permittivity of the gate silicon dioxide and oxt  is the gate oxide 
thickness.  Preserving the electric fields of the MOSFET device by following the scaling 
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;       (2.4) 
dscaledd II α
1
_ =         (2.5) 
     The drain saturation current ( dsatI  ) of an n-channel device can be defined as 
the measured drain current when the drain and gate of a device are tied to Vdd  and the 
source of the device is grounded [13, 14].  This is a useful figure of merit (FOM) that can 
be used when evaluating different processes in different fabrication facilities.  Again, 
noting the assumptions of Table 2.1 and allowing VddVgs =  in equation 2.1, the 
saturation current, as defined above, may be shown to scale as 
dsatscaledsat II α
1
_ = .        (2.6) 
2.2.3 Propagation Delay 
     A good figure of merit for digital logic frequency performance is the 
propagation delay time, pdτ .  The propagation delay time through a logic gate, such as an 
inverter, will limit the maximum frequency of an SOC.  The maximum frequency 
capability of digital logic circuits is limited by dsatI , as described above, and by 
capacitive loading of MOSFET devices. 
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     A digital gate is capacitively loaded by its own drain capacitance and the gate 
capacitances of the following devices.  A diagram of the locations of the drain 
capacitances and gate loading capacitances is shown in Figure 2.2.  In this example, an 
inverter is driving an inverter as its load.  As can be observed in Figure 2.2, the drain 
capacitances of devices M1 and M2 plus the input capacitances of M3 and M4 contribute 
to the total capacitance that must be driven by the first inverter. 
 
 
Figure 2.2:  Inverter Gate Logic with Loading Capacitance 
     Several sources of capacitance are observed at the gate input of a MOSFET.  
Figure 2.3 shows the cross section of an n-channel device and where the dominant 
capacitors exist for a long channel device.  There are three major contributors to the input 
capacitance of the gate.  The gate-to-channel capacitance is the dominant capacitance and 
is calculated as 
     oxgch WLCC = .         (2.7) 
This capacitance is described as gdgsgch CCC += .  Two additional contributions to the 
input gate capacitance are fringing capacitances.  The fringing capacitances result from 
the gate slightly overlapping the drain and source regions.  The fringing capacitance, in 













Figure 2.3:  MOSFET Cross Section with Capacitors 
gate to drain ( gdfC ) are negligible in regards to their contribution to the signal 
propagation delay and are ignored for this analysis. 
     At the drain node of the device that is driving the signal, there are typically 
two dominant sources of capacitance.   As shown in Figure 2.3, there is the capacitance 
from the gate to drain, gdfC , and the PN junction depletion capacitances, jsubC  and jswC .  
As was the case before, gdfC  is negligible and is ignored.  The sidewall capacitance, 
jswC , is calculated around the perimeter of the drain region.  The junction capacitance, 
jsubC , is capacitance that results from the PN junction that interfaces between the drain 
region and the substrate of the chip. 
     With all of the physical and geometrical properties of the MOSFET being 
reduced, it can be shown that the depletion capacitance will be reduced as well.  In 
general, the depletion capacitance of a PN junction ( jC ) is dependent on the surface area 
( A ), the width of the depletion region ( dW ), and the permittivity of silicon ( siε ).  The 
general equation for a PN junction capacitance is calculated as [11, 12, 15] 

















     The depletion width of the device is dependent on the reverse bias of the PN 
junction and the doping concentration of the P and N regions.  The depletion width of a 
PN junction is expressed by [11, 12, 15] 





















.      (2.9) 
The built in potential, biφ , of the PN junction is due to the diffusion of the majority 
carriers of the PN junction.  This junction potential difference is dependent on the doping 
concentration, temperature, and the intrinsic carrier concentration density ni .  The 
resulting potential difference is 









biφ .      (2.10) 
The parameter RV  is defined as the drain to bulk potential.  It is assumed that the bulk 
and source potential are tied to the same power supply.  The assumptions of Rbi V<<φ  
and dsR VV =  result in an approximation for dW  such that 
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,     (2.13) 
    dscaledd WW α
1
_ = .      (2.14) 
     The scaling effect on the total capacitance at the drain nodes of M1 and M2, as 
shown in Figure 2.2, may now be calculated.  To simplify the calculation, all of the drain 
area and gate area that affects the capacitive loading is normalized.  Referring to Figures 
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2.1 and 2.2 and expanding equations 2.7, 2.8, and 2.11, the total loading capacitance may 
be calculated as follows: 
       jswjsubgcload CCCC ++= ;                 (2.15) 
  













.     (2.16) 
Now, using the scaling properties shown in Table 2.1 and the scaling factors of the 
depletion width from equation 2.14, the scaling of the capacitive load may be observed: 
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;    (2.18) 
    loadscaledload CC α
1
_ = .      (2.19) 
     There are some additional capacitances that were not considered in the 
development of equation 2.15.  The channel to bulk depletion capacitance ( chsubC ) is 
ignored because it is assumed that it is charged when the channel of the device is turned 
on.  The source depletion region capacitance is of no concern because it is already 
charged due to the connection to the power supply.  Interconnect parasitic capacitances 
have been ignored.  However, this is a significant issue for nanometer technologies, but 
this issue will be addressed later. 
     With all of the major contributors that affect the frequency capabilities of 
digital circuits of an SOC being known, the pdτ  scaling effect may now be investigated.  
From the first order relationship of  
   
dT
dVCI = ,       (2.20) 
it has been shown and measured that a good approximation for the signal propagation 
delay time of an inverter is [13, 14, 32] 
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=τ .                          (2.21) 
As the technology is scaled, the signal propagation delay is reduced: 








=_ ;      (2.22) 
    pdscaledpd τα
τ 1_ = .      (2.23) 
As a result of scaling the devices down by increasing the scaling factor, the signal 
propagation delay is reduced, thus increasing the circuit’s ability to operate at a higher 
frequency. 
2.2.4 Digital Gate Power Density 
     The power consumption of a digital gate or digital circuit is dependent on the 
rate at which electrons are being used to charge and discharge the capacitive load of the 
digital circuit.  Assuming that the cross-over current is negligible, it is easily shown that 
the power, P , consumed by a digital circuit is [13, 35] 
    fVCP dd
2⋅= .         (2.24) 
The clocking frequency ( f ) of the digital circuit may be assumed to be related to the 
inverse of the propagation delay time that was calculated in equation 2.21.  Expanding 
equation 2.24 to include the scaling factor that was calculated above, the following power 
consumption to scaling relationship is observed: 




;      (2.25) 
         22
1
ddscaled VfCP ⋅⋅= α
;      (2.26) 
    PPscaled 2
1
α
= .      (2.27) 
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2.2.5 Device Intrinsic Gain 
     A good FOM of a MOSFET device being used in an analog circuit is its 
intrinsic gain.  The intrinsic gain of a device ( vA ) is its product of transconductance ( mg ) 
and output impedance ( or ) [11, 12, 15, 33]: 
         omv rgA = .       (2.28) 
This relationship proves to be important when evaluating the capabilities of circuits such 
as OPAMPs and comparing them in different process technologies. 
     The transconductance of a device is the amount of drain current that changes 
with a slight change of voltage on its gate.  This is calculated around a stable operating 
point where dsV  is held constant and the device is assumed to be operating in its 
saturation region.  Thus, by taking the derivative of equation 2.1 with respect to gsV  and 
keeping in mind all of the scaling relationships developed above, the impact on mg  due 
to scaling may be realized [11, 12, 15, 17]: 








g ;      (2.29) 




;      (2.30) 


























Cg _ ;     (2.31) 
    mscaledm gg =_ .      (2.32) 
     The output impedance of the device is dependent on how well the channel 
length is not modulated by dsV .  The modeling equation for output impedance is related 
to the channel-length modulation coefficient (λ ) and the drain current, as given in the 
following equation [15]: 






= .       (2.33) 
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The depletion region width formed by the PN junction of the channel and drain region is 
a function of the drain voltage.  The width of the depletion region from the drain of the 
device will increase as dsV  is increased.  As the depletion width increases, it reduces the 
effective channel length of the device.  As a result, the gate voltage does not have enough 
charge to overcome this depletion region and effectively cuts off the channel.  This 
phenomenon is called pinch-off.  Figure 2.4 displays this relationship, where L  is the 
effective length of the device and L∆  is the length that the channel is reduced due to the 
depletion width. 
 
Figure 2.4:  Device Showing the Depletion Region and Pinch-Off Region 
     The channel length modulation coefficient is used to model and describe this 
effect and is related with the following equation [15]: 
          dsVL
L λ=∆ .       (2.34) 
As described previously, both the length of the device and the depletion region scale 
down linearly with the scaling factor.  The drain voltage, dsV , is also assumed to scale 
down linearly with the scaling factor.  Therefore, the channel length modulation 
































1 ;      (2.35) 
    αλλ =scaled .       (2.36) 
 
The manner in which the output impedance of a device is affected by technology scaling 
may now be realized: 




r 1_ =       (2.37) 
        oscaledo rr =_        (2.38) 
From equations 2.28, 2.32, and 2.38, the intrinsic gain of a device is shown to be 
independent of technology scaling: 
       scaledoscaledmscaledv rgA ___ = ;      (2.39) 
    omscaledv rgA =_ ;      (2.40) 
    vscaledv AA =_ .       (2.41) 
This is a good result for the gain of the device because in the ideal sense, there are no 
penalties when the devices are scaled.  It would be unfavorable if the intrinsic gain of the 
device were to decrease as the device dimensions decreased. 
2.2.6 Transit Frequency Response of Device 
     The transit frequency response, tf , is a FOM for the frequency capability of a 
specific process for analog circuit applications.  The tf  of a device is defined as the 
frequency at which the small signal current gain reaches unity under the conditions that 
the source and drain of the device are shorted to analog ground [17, 33].  Figure 2.5(a) 
shows the schematic diagram for this circuit and Figure 2.5(b) shows the small signal 
model for this calculation. 
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(a)     (b) 
Figure 2.5:  (a) Large Signal and (b) Small Signal Model to Determine tf  
     In saturation, tf  is calculated with the assumption that 
    ( )ti tin ωsin= ,       (2.42) 
where ini  is the input current, tt fπω 2= , and t  is time.  Therefore, 












      (2.43) 
based on the relationship of equation 2.20.  The total capacitance of ( )gdgs CC +  is 
approximately gchC  as described above in section 2.2.3.  According to the small signal 
model and the result of inv , the drain current is  









= .      (2.44) 
If the small signal current gain iA  is set equal to one and the phase relationship of the 
input current to the drain current is ignored, then tf  may be obtained in the following 
manner: 





A = ;       (2.45) 





=1 ;       (2.46) 
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= ;      (2.48) 
      tscaledt ff α=_ .      (2.49) 
     The frequency response of a transistor can be expected to increase linearly 
with scaling.  There are other methods for this type of FOM that include the gate 
resistance, but the end result for the ideal scaling theory remains the same [33].  Similar 
to the scaling results discussed above, this result has a significant impact on the SOC 
capabilities as the devices are scaled.    
2.2.7 Ideal Transistor Scaling Theory Summary 
     It has been shown that by decreasing the scale of individual transistors, the 
power consumption and area are reduced while the frequency is increased for a specific 
digital circuit.  Similarly, it has been shown that for such transistor scaling, the analog 
characteristics are either not altered or improved as well.  Table 2.2 summarizes the 
major FOM for scaling the technologies. 
Table 2.2: FOM of Ideal Scaling Properties of MOSFET Device 
Device property Scaling Factor 













1  α  
Digital Power Consumption (assuming 





Intrinsic Device Gain ( )vA  1 
Intrinsic Frequency Response ( )tf  α  
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     Now, it is obvious that scaling MOSFET devices has many advantages, 
including being an effective tool for increasing the complexity of systems.  In the case of 
digital circuitry, for example, the millions of instructions per second (MIPS) of a digital 
signal processing (DSP) core could increase significantly by adding additional functional 
blocks that allow for more parallel processing.  In addition, these SOCs may run at faster 
speeds with the sacrifice of increased power consumption. 
     Analog circuitry, in the meantime, is capable of maintaining the same 
performance specifications while increasing its bandwidth.  This is an ideal situation for 
hand held portable device applications that take advantage of ideal scaling.  Thus, with 
the ability to operate faster while maintaining or improving circuit performance, it 
becomes possible to have longer lasting cell phone calls with broadband applications 
such as internet access.  Unfortunately, though, the physics of the device changes 
substantially in submicron dimensions.  This results in some challenges to keeping the 
processing trends consistent with the ideal theory of device scaling. 
2.3 NON-IDEAL TRANSISTOR SCALING EFFECTS 
2.3.1 Short Channel Effects 
     As the geometries of the MOSFET devices are reduced, physical problems 
become apparent due to short channel effects.  As the device geometry is scaled, the 
depletion widths of the source and drain regions become a significant percentage of the 
channel.  The current flow through the device is controlled by both the electric field from 
the gate and the electric field from the drain to the source.  The modulation of the channel 
length is substantial and the electric field from the gate is required to compensate for this 
problem.  Other significant effects involve the source and drain dimensions.  These 
dimensions cannot scale linearly with the device due to an unacceptable increase in 
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source and drain resistance.  The built in potential, biφ , is not negligible, as was assumed 
in the development of equation 2.11.  Although scaling the technology is difficult due to 
the non-ideal effects of the short channel devices, the results are still positive. 
     Several relationships were assumed in order to complete some of the 
evaluations in the following sections.  Table 2.3 shows a table of the relationships that are 
used when data is presented in the following sections.  By using the standard processing 
equations and these relationships, a general non-ideal trend may be presented that helps 
illustrate the severity of the short channel effects [9, 12, 15].  Note that the relationships 
in Table 2.3 are approximate and are being used to demonstrate a specific problem with 
scaling the transistor. 
Table 2.3:  Estimated Physical Relationships 
Parameter relationship relationship 







( dob ) 
angstroms
Voltsdob 07.0≈  
Power Supply Limit ( psl ) 








2.3.2 Threshold Voltage 
     The threshold voltage ideally scales with the technology, as described in 
chapter 2.2.  However, the scaling of the threshold voltage introduces serious problems 
due to the drain leakage current when the device is turned off.  Digital circuit blocks are 
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generally powered down when they are not operational.  In general, powering off digital 
circuits is effectuated by turning off clocks to the digital blocks.  This forces at least one 
device in every logic gate between ddV  and ssV  to have its gsV  voltage equal to zero volts.  
Therefore, there is no current due to charging and discharging the digital gate’s capacitive 
loads and there is no low resistance path between the power supplies. 
     The “off” current of a device ( offI ) is the drain current when 0=gsV .  offI  is 
dependent on thV , AN , DN , the PN junction diode area of the drain region (W , d , k ), 
oxt , and dsV .  Some of the “off” current is attributed to diffusion current across the PN 
junction of the drain and bulk region and some is attributed to the electrons punching 
through the channel as the source and drain regions get closer.  Additionally, the 
tunneling current through the gate oxide from the drain to the gate increases as oxt  is 
reduced.  However, the most significant contribution to offI , is the subthreshold current. 
     A device is operating in the subthreshold region when thgs VV ≤ .  As a result 
of the polysilicon gate and doped channel work function difference, minority carriers 
exist at the oxide interface creating a depletion region.  With the existing minority 
carriers at the gate oxide interface and an electric field imposed by dsV , the drain current 
has an exponential dependence on gsV , thV , and dsV .  The subthreshold current is 
modeled by 




























































,    (2.50) 
where tφ  is the thermal voltage and depC  is the capacitance from the channel depletion 
region to substrate junction [10, 11, 12, 13, 15].  The thermal voltage is the well known 
relationship 
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q
kT
t =φ ,       (2.51) 
where k  is Boltzmann’s constant ( )KeV51062.8 −⋅ , T  is the temperature in Kelvin, and 
q  is the magnitude of electron charge ( )J19106.1 −⋅ .  The depletion capacitance is 
approximated by [56] 








= ,      (2.52) 
where siε  is the permittivity of silicon and chbi _φ  is the built in potential from the 
depletion region of the channel to the substrate junction. 
     To show the scaling impact of thV  on offI , three plots are shown in Figure 2.6.  
The three plots are generated by scaling all or some of the properties relative to the 
parameters set by the µ18.0  technology.  The offI  current for the µ18.0  process is used 
as the reference point to show the concerns with scaling thV .  To analytically observe the 

































































































































































_ .   (2.54) 
The scaling factor may be calculated by taking the ratio of the technology of interest 
relative to the µ18.0  dimension.  For example, the scaling factor in Figure 2.6 when 
comparing the nm65  process to the µ18.0  process is calculated as follows: 





=α ;       (2.55) 
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         77.2≈α .       (2.56) 
     To demonstrate the dominance that thV  has on the “off” current, a curve was 
plotted in Figure 2.6 that varied all of the scalable process parameters except for thV .  As 
a result, the “off” current only doubled over the generations of process technology that 
are being shown.  However, if only thV  is scaled, then almost six orders of magnitude 
change is observed.  When all of the parameters are included for observing the 
 
Figure 2.6:  offI  as a Function of Technology Scaling 
scaling effect, the smaller contributions from everything else is observed.  Using a rough 
estimate of the “off” current in a larger gate length process as a reference and then 
showing the relative increase of current as the device is scaled down is a good example to 
help clarify the significance of the problem.  Let’s assume that there are two million 
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transistors on an example chip configured into a long inverter chain.  By holding the 
input to the inverter chain at ddV  or ssV , half of the transistors will be “on” and half of 
them will be “off.”  The current consumed by this chip in the 0.18um process would be 
on the order of 1.25mA.  However, if this chip is scaled down to the 65nm process, the 
current consumption is on the order of 1 Amp.  This general trend is not acceptable for 
low power applications and thV  will not be able to scale in the ideal sense. 
     To tackle the problem of power consumption due to the drain leakage currents, 
various methods are being investigated [5, 9, 10, 21, 34, 35].  One method is to have dual 
thV  voltages available in the process.  The high performance circuits that require the 
maximum dsatI  can use the lower thV .  The slower circuits can use the higher thV .  With 
the combinational logic using the two types of devices, it is the goal to achieve an 
acceptable average “off” state power consumption value.  Another approach is to use 
Dynamic Threshold-Voltage MOSFETs (DTMOS).  In this case, the device has a large 
thV  when the device is “off” but has a small thV  when the device is “on.”  There are other 
methodologies being investigated, which are not within the scope of this section.  
     The drive current capability of the device is highly dependent on the threshold 
voltage and its ability to scale with the process.  It is obvious that the threshold voltage is 
unable to complete this task according to the ideal scaling theory for transistors in the 
nanometer range.  The combination of this problem with other electric fields not scaling 
cause other significant non-ideality problems, especially in the drain leakage through the 
gate oxide. 
2.3.3 Oxide Thickness 
     The oxide thickness is reduced to produce a stronger vertical electric field in 
the channel.  This stronger electric field gains back some gate control of the device that is 
lost due to the horizontal electric field getting stronger between the source and drain 
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regions.  The horizontal electric field is increasing because the gate length is being scaled 
down at a faster rate than dsV .  Reducing the gate oxide thickness has worked well over 
the past generations where the depletion widths of the source and drain were not a 
significant portion of the channel.  Unfortunately, all of the parameters of the MOSFET 
device do not all scale to the ideal case that is summarized in Table 2.1 [3, 4, 10, 21, 22, 
32]. 
     A closer look at the channel depletion region characteristics reveals that the 
inversion layer is not infinitely thin and not located exactly at the insulator-channel 
interface.  The inversion region peaks at a distance invd  from that interface [12, 47].  This 
results in an effective oxide thickness that is larger then the assumed oxt .  The electrical 
oxide thickness may be calculated as [5, 12, 39] 







.      (2.57) 
The depth of the inversion layer may be approximated by 
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11β ,                  (2.58) 
where 910−≈β , and bQ  and iQ  are the bulk and inversion layer charges per unit area, 
respectively, in the depletion region of the channel.  The bulk and inversion layer charges 
are a function of the doping concentration and the surface potential, sφ , that is present at 
the gate oxide and silicon interface.  Therefore, assuming that the relationships in Table 
2.1 do not hold, the effective oxide thickness is expected to increase relative to the 
physical thickness of the insulator.  As a result, the oxide thickness will be required to be 
scaled even further, resulting in a relative increase of gate current leakage. 
     The current through the gate oxide is a result of electrons and holes tunneling 
through the insulator.  Fowler-Nordheim (FN) tunneling and direct tunneling are the 
dominant sources of gate oxide current leakage [4, 21].  In both types of tunneling, the 
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current has an exponential dependence on the oxide thickness and electric field across the 
gate oxide.  The International Technology Roadmap for Semiconductors (ITRS) shows 
the general expected trend of 
^
oxt  and the gate leakage current leakagegi _ . 
     Effort is being made to fix the gate oxide leakage current.  Alternative 
materials that have a high dielectric constant are being investigated.  An insulator with a 
high dielectric constant could be made thicker while maintaining an equivalent electric 
field of a thinner 2SiO  gate.  This would help to alleviate the gate leakage and maintain 
control of the transistor’s channel. 
2.3.4 Carrier Mobility 
     The carrier mobility directly impacts the drain current of a MOSFET device in 
both the saturation region (equation 2.1) and the subthreshold region (equation 2.50).  As 
a carrier is accelerated in an electric field, it will at some point collide with either the 
lattice or a defect in the lattice [11, 12, 40, 41].  This phenomenon is generally referred to 
as “scattering.”  A crystal lattice vibrates at a frequency that is dependent on temperature.  
The scattering of an electron due to lattice collisions is called phonon scattering.  
Impurity scattering is a result of the electron colliding with a lattice defect, such as an 
impurity atom.  The mobility of a carrier decreases as the number of collisions increases.  
There is a more detailed discussion of mobility in Chapter 3, but mobility needs to be 
addressed as a factor in the non-ideal properties of the scaling theory. 
     The non-ideal effects of scaling transistors result in the electric field at the 
surface of the channel to increase as oxt  decreases with technology [3, 4, 10, 21, 22].  
This is partially a result of ddV  and thV  not scaling in order to maintain the expectations 
of scaling dsatI .  The increase of vertical electric field will pull the channel closer to the 
channel-gate oxide junction.  The silicon side of the oxide-silicon interface is referred to 
as the “surface.”  At the surface, the numbers of lattice defects are larger due to the 
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manufacturing process of joining these two materials.  Since the channel resides in an 
area with more defects, the effective mobility of the carriers is reduced.  This non-ideal 
effect can be modeled by the empirical formula [12, 15, 33] 








,      (2.59) 
where oµ  is the mobility in the absence of a gate induced electric field and θ  is a fitting 
parameter called the mobility reduction coefficient.  An approximation for the mobility 
reduction coefficient is [12, 15, 33] 









3102 .      (2.60) 
     With the electric fields not scaling according to technology, the drive current 
capability of the MOSFET is again reduced.  This will require other parameters of the 
MOSFET to not change in accordance with the technology, such as the dsV , thV , and ddV , 
in an attempt to maintain dsatI  on its ideal scaling trend.  
2.3.5 VDD 
     The reduction of the power supply voltage according to technology scaling 
will cause the analog power consumption to increase dramatically.  The headroom 
voltage, hrV , for analog systems can be defined as the maximum peak-to-peak voltage at 
which an analog signal may operate and still meet the specifications of the system.  The 
headroom voltage can be defined as 
    thddhr VVV −= .      (2.61) 
This definition is an over simplification because several other voltages, such as dsV , have 
been ignored.  The peak-to-peak voltage is heavily dependent on the circuit architecture, 
but this definition is optimistic.  Also, this simplification does not detract from the 
conclusion of this section.  Below, in Figure 2.7, a plot of ddV , thV , and hrV  is plotted to 
illustrate how the three voltages are related using the ideal scaling properties of Table 2.1. 
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Figure 2.7:  ddV , thV , and hrV  as a Function of MOSFET Process Technology 
     Many analog circuits stack multiple devices between ddV  and ssV  in the 
saturation region to enhance their gain or help suppress the power supply noise.  In this 
example, the standard architectures for fundamental blocks are still acceptable because 
both ddV  and thV  are being scaled by the same factor.  A serious problem that results 
from the headroom scaling is maintaining the Dynamic Range (DR ) capabilities of the 
analog circuit. 
     Dynamic range of an analog circuit is defined as the ratio of the maximum 
signal power to noise power.  There are several ways to define the maximum signal 
power.  Two examples of such definitions are: 1) The 1-dB compression point ( dbP1 ) of 
the system (mainly used in RF systems); and 2) The point at which the input power to the 
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analog system causes the SNR performance to fall 3dB from its peak SNR performance 
(Sigma-Delta ADCs).  The particular applications and absolute specifications are not 
important in understanding the impact that the loss of headroom will cause in all of these 
analog systems.  Assuming that power is referenced to a one ohm resistor, maximum 
signal power, signalP , can be related to the headroom voltage as 
        2hrsignal VP = .       (2.62) 
It is easily shown that the maximum signal power scales down with the scaling factor as 
           signalscaledsignal PP 2_
1
α
=       (2.63) 
For simplicity, it is assumed that the only noise source is the thermal noise contribution 
of a single transistor.  The thermal noise power of a transistor is calculated as 
    2sethermalnoi nvP = ,      (2.64) 
where the thermal noise voltage is related to the transconductance of the device when it is 
in saturation and is expressed as 
       
m
n g
kTv γ42 = ,       (2.65) 
where γ  is the noise factor [24-31].  It was shown in section 2.2.5 that the 
transconductance of a device does not scale according to technology.  If it is assumed that 
the noise factor does not scale according to technology, then the thermal noise is shown 
to not scale according to technology: 
       22_ nscaledn vv = .      (2.66) 
     The scaling relationship of the signal and noise powers has been established.  
In order to examine the impact that device scaling has on power consumption of analog 
circuits while maintaining a specified dynamic range, examine the following equation: 
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10 .      (2.67) 
Using the ideal scaling relationships shown in equations 2.59 and 2.61, the dynamic 
range is shown to scale as 



























10_ ,     (2.68) 
   ( )210_ log10 α−= dbscaleddb DRDR .     (2.69) 
This shows that for every time the technology is scaled by ½ and the thermal noise is not 
compensated, the analog circuit loses 6dB of DR (i.e. 6dB per octave).  The way to 
recover the dynamic range is to increase the current in the device to drive down its 
thermal noise contributions. 
     By solving equation 2.1 for ( )thgs VV −  and substituting that into equation 2.31, 
it is found that 





= .      (2.70) 
Assuming that dI  may be scaled with the technology to maintain the same dynamic 
range, the scaling requirement for dI  may be found with the following substitutions: 
   ( ) ( )ddbscaleddscaleddb IDRIDR =__ ,     (2.71) 










= ,      (2.72) 
    dscaledd II
4
_ α= .      (2.73) 
This is a serious problem for power consumption of analog devices, especially in portable 
electronics.  In order to maintain the DR of a particular system the current must increase 
by a factor of 9dB per octave, as shown by the following relationships: 
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      scaledscaledscaledana IVddP ⋅=_ ;     (2.74) 






VddP 410__ log10 αα
;     (2.75) 
            ( )310__ log10 α+= anadbscaledana PP .     (2.76) 
     To demonstrate the power consumption problem, an analog system is assumed 
that has an arbitrary DR requirement.  The power requirement to meet the specified DR is 
1mA for a 0.35um process.  Using the relationships above, Figure 2.8 was generated to 
illustrate the equivalent power consumption for that particular analog circuit as it is 




Figure 2.8:  Analog Power Consumption to Maintain DR Throughout Scaling 
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     Observing the log scale in Figure 2.8, the power consumption of this analog 
circuit was originally operating at an acceptable power consumption level of 3.6mW.  By 
scaling the circuit was down to a 65nm process, it consumes approximately 550mW of 
power. 
     With optimistic assumptions about the headroom and thermal noise of an 
analog circuit, it was shown that the power consumption increases significantly.  The 
noise factor γ  increases as the MOSFET shrinks [24, 86, 87, 88].  This is due to many 
factors, but is highly related to the decrease of the carrier mobility.  Factors such as these 
will only add to the power consumption problem that is involved with scaling the 
MOSFET technology. 
     Another non-ideality that affects analog circuit design is the fact that thV  is not 
scaling as fast as ddV .  The definition used for headroom in equation 2.61 may be used to 
discuss this severe problem.  From the simple definition of headroom and the 
consequences of the relationship between thV  and ddV , analog circuits are running out of 
headroom as the process dimensions are shrinking.  Not only does this make the DR issue 
presented above an optimistic view, but it forces CMOS analog circuit architectures to 
compensate for the reduction of headroom. 
2.4 TRANSISTOR SCALING SUMMARY 
     The benefits of scaling the transistors in order to enhance the capabilities of 
SOCs become apparent with the presentation of the previous sections.  As circuit area 
decreases and operating frequencies increase, power consumption decreases.  This leaves 
the option to expand the functions of the SOC at the price of additional current, which is 
still less than an SOC that exists in a larger gate process.  Analog circuit bandwidths are 
observed to expand, enabling SOC systems to increase their communication data 
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throughput.  In fact, some SOCs have the ability to sample intermediate radio frequencies 
(IF). 
     As with most engineering systems, tradeoffs between non-ideal effects and 
performance must be made.  The major focus for scaling the devices is to maintain the 
scaling trend for digital circuits.  This results in a focus to maintain the dsatI  and 
capacitive load reduction.  Unfortunately this focus has adverse effects on analog circuits.  
As pointed out in the previous section, the circuits are losing headroom.  As the analog 
circuit loses headroom, it must consume more power to gain back its DR.  Also, to 
maintain the performance, new architectures must be provided.  With the loss of 













Chapter 3:  Temperature Dependent Devices 
3.1 INTRODUCTION 
     In this chapter the temperature dependent parameters of CMOS devices are 
investigated.  Theoretical equations are presented and in some cases compared to the 
results from the Spice simulator.  The main Spice simulator used is Silvaco’s SmartSpice.  
In all of the following discussions, it is assumed that an n-channel CMOS device is being 
evaluated, unless otherwise specified. 
3.2 ENERGY GAP OF SILICON 
     The temperature dependence of the energy gap, ( )TEg , affects the intrinsic 
carrier concentration of silicon and ultimately the gsds VI −  relationship.  This 
temperature dependence is a result of the lattice expanding and contracting in response to 
the temperature [43, 44]. 
     There exists substantial theory and experimental data on the energy bands for 
semiconductor materials.  In general, the theory seems to fall short of explaining the 
experimental data.  The combination of matching the theory to the experimental data has 
brought insight to energy band diagrams of semiconductors [43-48].  The most reliable 
method to model the temperature dependence of the bandgap is to use experimental data.  
The first proposed curve fit to the experimental data utilized the following relationship: 








[43].        (3.1) 
Due to the margin for error and interpretation of the experimental data, there are two 
favored sets of parameters that are used in equation 3.1.  These parameters are 
summarized in Table 3.1. 
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Table 3.1:  Energy Gap Variables and References 
goE  α  β  reference 
1.16 410021.7 −⋅ 1108 [43, 50] 
1.17 41073.4 −⋅  636 [11, 45] 
Alternative equations have been proposed, but in all of these cases the results are fairly 
accurate [46].  The Spice model uses the oldest proposed set of parameters.  These are 
16.1=goE , 
410021.7 −⋅=α , and 1108=β .  The energy gap temperature dependence 
using these parameter values is shown below in Figure 3.1. 
 
Figure 3.1:  Energy Gap as a Function of Temperature 
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3.3 INTRINSIC CARRIER CONCENTRATION 
    The temperature dependence of the intrinsic carrier concentration, ( )Tni , will 
effect the Fermi potential, fφ , and the threshold voltage of a MOSFET.  The carrier 
concentration in an intrinsic semiconductor can be derived using quantum mechanics and 
Fermi-Dirac statistics [11, 41, 49].  The carrier concentration as function of temperature 
may be described by 






















2 π ,       (3.2) 
where k  is Boltzmann’s constant, h  is Plank’s constant ( )secondJoules1063.6 34 ⋅⋅ − , and 
*
nm  and 
*
pm  are the effective mass of electrons and holes, respectfully.  The intrinsic 
carrier concentration is dominated by the temperature term in the denominator of the 





Figure 3.2:  Intrinsic Carrier Density of Silicon with Respect to Temperature 
3.4 THRESHOLD VOLTAGE 
     The threshold voltage is used in many MOSFET models to relate the drain 
current to the source, drain, gate, and bulk potentials.  By definition, the threshold voltage 
is the gsV  that makes the surface potential, sφ , approximately twice the Fermi potential, 
fφ [12].  The threshold voltage is calculated by the following relationship, 
        ffFBth VV φγφ 22 ++= ,        (3.4) 
where thV  is the threshold voltage, FBV  is the flatband voltage, fφ  is the Fermi potential, 
and γ  is the body effect coefficient [11, 12].  The flatband voltage is expressed by 





V −= φ ,        (3.5) 
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where msφ  is the metal to semiconductor work function and oxQ  is the trapped/mobile 
ions at the SiSiO −2  interface.  To simplify the analysis and focus on the temperature 
response, it is assumed that oxQ  is equal to zero.  The gate of a MOSFET device is no 
longer metal but is made up of heavily doped silicon, usually called poly-silicon.  
Therefore, the msφ  potential may be fully characterized by the difference between the 
channel and the gate Fermi potentials, so that 













kTφ .        (3.6) 
The temperature independent body effect coefficient is given by the relationship 







≡ .        (3.7) 
The doping concentration AN  is assumed to be temperature independent due to all of the 
electrons being ionized when the temperature is greater then Ko50 . 
     The threshold voltage may now be expanded into an equation that shows all of 







































kTV ln2ln2ln 2 γ .     (3.8) 
If this relationship is expanded even further with a defined temperature independent 
parameter 












π ,        (3.9) 
then 









































ln3ln2ln    (3.10) 
This results in a complex relationship to temperature and is not easily reduced 
into a simplified equation.  Unfortunately all of the terms in this expression are fairly 
close in value to each other.  Trying to simplify this equation introduces errors that are on 
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the order of 50% over the temperature range.  Using a higher level simulation tool, such 
as Matlab, a polynomial curve fit may be realized.  As it turns out, the temperature 
dependence is very linear to a first order approximation.  Spice simulators take advantage 
of this and actually use a first order linear approximation polynomial.  The first order 
expression is 
   ( ) ( )nomvthtnomthth TTKVTV −+= _ ,     (3.11) 
where nomT  is the normalized temperature (such as room temperature), tnomthV _  is the 
threshold voltage at the normalized temperature, and vthK  is the first order temperature 
coefficient.  The threshold temperature coefficient is negative and may be estimated to be 
equal to approximately mV8.0−  per Co , but is actually process dependent.  A plot of the 
threshold temperature dependence from equation 3.8 and from a simulation in Spice is 
shown in Figure 3.3.  The following parameters are used to generate this plot:  
3171038.7 cmNA ⋅= ; 
319104 cmNDgate ⋅= ; VV tnomth 46.0_ = ; and CVK
o




Figure 3.3:  Threshold Voltage as a Function of Temperature 
     The temperature dependence is proportional to the temperature and the reasons 
are clear with further evaluation.  By taking the derivative of thV  with respect to 
temperature  














































th ,    (3.12) 
where 














kA ln ,      (3.13) 
and 
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A .    (3.14) 
There is neither a dominant term nor a term that may be ignored.  The least amount of 
error introduced by ignoring a term would contribute up to a 50% error over temperature.  
Therefore, this relationship may not be reduced further.  The value of A  is always 
negative when the condition Agate NN >  is true.  Also, the value of B  will remain 
negative as long as Ani NK > .  In the case where both of these relationships are true, the 
threshold voltage is guaranteed to behave as a PTAT voltage. 
     Both AN  and gateN  are process parameters that change with scaling, but niK  is 
a process independent parameter.  It was pointed out in Chapter 2 that AN  will increase 
as the device technology scales downward.  This will draw the relationship of Ani NK >  
closer to failure.  It was also mentioned in Chapter 2 that the gate technology may change 
in the future to allow for DTMOS devices.  This will impact the msφ  and ultimately the 
temperature characteristics of thV .  Once these types of devices are introduced, the msφ  
must be readjusted above.  Presently, DTMOS devices are in the early stages of research 
and development, so the above analysis will hold true for years to come. 
3.5 CARRIER MOBILITY 
    The effective mobility of a carrier, effµ , directly impacts the amount of drain 
current that a device may deliver, as shown in equation 2.1.  It can be shown that the 
mobility is dependent on the strength of the electric fields, the impurity density, and 
temperature [11, 40, 41, 52-55].  The mobility’s dependence on the impurity density may 
be calculated using the following formula that was developed by matching the measured 
data [55]: 
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min .     (3.15) 
The parameters to be used for holes and electrons are shown in Table 3.2. 
Table 3.2:  Parameters for Determining Non-Intrinsic Silicon Mobility 
 Electrons Holes Units 












refN  17103.1 ⋅ 16103.6 ⋅ 3−cm  
α  91.0  76.0   
The temperature dependence of the mobility is fairly large and may be generalized as 
    ( ) γµµ −= TT ,       (3.16) 
where the temperature coefficient,γ , is theoretically 1.5 for an intrinsic material.  
However, γ  has been shown to be as high as 2.42 to match experimental data [11, 55].  
Combining equations 3.9, 3.10, and 2.59, the following mobility relationship is obtained: 




















;      (3.17) 
The temperature was normalized to room temperature because the initial value of extrinsicµ  
is calculated at room temperature.  A plot of effµ  from equation 3.11 and Smartspice is 
shown in Figure 3.4.  The value of θ  is calculated using equation 2.60 and the data for 
gsV  and thV  used in equation 3.11 is from the Smartspice simulation.  As can be observed 
in the figure, there is a very good match between the theory and Spice simulation.  With a 
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slight adjustment of the temperature dependent coefficient γ , an exact match is almost 
made between the theory and Spice. 
 
Figure 3.4:  Mobility as a Function of Temperature 
3.6 CONCLUSION 
     The temperature dependent parameters that affect MOSFETs were 
investigated.  In some cases the temperature dependent model was forced to use 
equations that were curve fit to match experimental data.  In other cases, the theory was 
based on the physics of the device.  All of the temperature dependent parameters are 
based on the basic physical parameters such as the doping concentration of the device.  
Consistent results for the high-end device modeling software and the theory were 
obtained.  With the current-voltage characteristic equations of MOSFETs being known 
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and depending on these basic temperature dependent parameters, circuits made entirely of 
















Chapter 4:  CTAT and PTAT Generating Circuits 
4.1 INTRODUCTION 
    In this chapter several circuits are presented that are based on the temperature 
characteristics of a MOSFET.  PTAT and CTAT voltages or currents are generated that 
can potentially be summed together to produce a temperature stable voltage reference.  In 
order to evaluate the temperature response of the device in a manner that brings 
manageable insight to the circuit characteristics, the equivalents of LEVEL1 to LEVEL3 
models are used [11, 12, 15, 57-61].  These device modeling equations maintain an 
accuracy level that allows for an understanding of the temperature dependent 
characteristics of a given circuit.  It is important to note that these equations are 
applicable to any CMOS process that exists in any manufacturing facility.  Once a circuit 
is developed, it may then be simulated.  The simulation tool uses more complex equations 
and will produce results that will be accurate for the manufactured circuit.  All devices 
described in this chapter are assumed to have long channels in order to control the short 
channel effects.  The channel lengths, for example, may be on the order of mµ2  in a 
nm90  process.  The temperature range that is used for discussion in this chapter is from 
Co50−  to Co150 , unless specified otherwise. 
4.2 CTAT SOURCES 
     With a constant current being driven into a diode-connected MOSFET device, 
as shown in Figure 4.1, the gsV  voltage will have a CTAT response.  First, the 
temperature dependence in the saturation region will be discussed.  Then, the temperature 
dependence in the subthreshold region will be discussed.  In the saturation region, 
equation 2.1 may  
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Figure 4.1:  Diode-connected MOSFET 
be used.  Assuming that ( )λ,,,,,, dsAsatsthgs VNvRVVf  is equal to one (i.e. for an ideal 
device) and solving for gsV ,  








.        (4.1) 
This equation may be expanded to show its temperature dependence.  By substituting in 
the expressions for mobility and threshold voltage from Chapter 3, 
















,      (4.2) 
where 





S = .         (4.3) 
Taking the derivative of gsV  with respect to the temperature results in 






















γ .       (4.4) 
As mentioned in Chapter 3, vthK  is negative, so if 



































then the temperature characteristics of a diode-connected MOSFET will exhibit a 
negative temperature coefficient.  The newly introduced parameter, minT , is the minimum 
temperature in the temperature range of interest. 
     With a large dI  current and small S  value it is possible to violate the 
expression in equation 4.5.  This scenario is not realistic in typical applications and there 
are better ways to generate a PTAT voltage.  Typical circuit implementations need well 
matched devices and low power.  Therefore, the parameter S  is typically large while the 
drain current dI  is small.  As an example, by choosing 50=S  and uAId 100=  while 
using the temperature dependent parameters from Chapter 3, it can be shown that the 










⎛−− ).  Figure 4.2 shows a plot of gsV  and the derivative of gsV  
with respect to temperature for a device operating in the saturation region.  These plots 
were generated using equations 4.2 and 4.4 where the parameter values of 2=S  and 
AId µ25=  were chosen. 
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 as a Function of Temperature in the Saturation Region 
     In the same configuration shown in Figure 4.1, the device may operate in the 
subthreshold region.  In this case, the gate voltage is reduced to a low enough value that 
the surface charge is actually operating in the weak inversion region.  A simple and 
accurate relationship that has been developed is 











= lnφ  [12, 56-61],       (4.6) 
where sI  is the specific current and n  is the subthreshold slope.  All of the parameters, 
except for dI , are temperature dependent.  The subthreshold slope is temperature 
dependent due to the depletion capacitance, where 
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n += 1 .         (4.7) 
This expression may be expanded to show its temperature dependent parameters: 




























1 .       (4.8) 
The temperature dependence of n  is reasonably small over the temperature span.  It will 
vary from approximately 1.21 to 1.28.  This variation will not contribute more than a 
10% error.  For modeling simplification, it will be assumed to be a constant value.  The 
specific current is defined as 
             22 toxeffs SCnI φµ= .        (4.9) 
By expanding all of the temperature dependent parameters and solving for gsV  in 
equation 4.6, it is found that 
  ( ) ( ) ( )[ ] ( )nomvthtnomthgs TTKVTCq
kTnV −++−+= _4 ln2ln γ ,   (4.10) 
where the temperature independent parameter  







= .      (4.11) 
Setting the parameters 50=S  and AId µ5= , a plot of gsV  with respect to temperature is 
shown in Figure 4.3. 
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 as a Function of Temperature in the Subthreshold Region 
     As illustrated in Figure 4.3, gsV  is dominated by a negative temperature 
coefficient.  Taking the derivative of gsV  with respect to temperature results in the 
following expression: 









2ln2ln 4 γγ .    (4.12) 
As long as the relationship of 
           ( ) ( ) ( )[ ] ( )2ln2ln 4 −+−+>− γγ q
knTC
q
knKvth     (4.13) 
is satisfied, then gsV  will have a negative temperature coefficient.  Operating in the 
subthreshold region requires that the current to device size ratio is very small.  This 
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combined with the temperature coefficient dependencies of thV , makes it nearly 
impossible for gsV  to not have a negative temperature coefficient. 
     Clearly, the threshold voltage dominates the CTAT characteristics of the 
MOSFET device.  Figure 4.4 shows a circuit method that may be used to extract the 
 
 
Figure 4.4:  Circuit Diagram to Extract thV  
threshold voltage [62].  Assuming that both 1M  and 2M  are in the saturation region and 
that 





=η ,       (4.15) 
the threshold voltage may be extracted by implementing the following equation: 







21 VVVth .      (4.16) 
One solution is to force 2=η  by allowing 21 4II =   and 21 SS =  so that the threshold 
voltage may be extracted by 
    122 VVVth −= .       (4.17) 
The voltage controlled current sources 3I  and 4I  are easily implemented and are used in 
the voltage reference circuit presented in Chapter 6.  By implementing  
















         
R
V
I 14 = ,        (4.19) 
where R  is a resistor used in the voltage to current conversion circuit, the resulting 
output voltage outV  will have implemented equation 4.17 and is equal to the threshold 
voltage of the devices. 
     Three methods have been presented that may be used to extract a CTAT 
voltage.  There are other methods that may prove to be successful, such as developing a 
circuit that extracts the temperature dependence of mobility into a voltage.  These circuits 
were developed by using simplified dI - gsV  relationships. 
4.3 PTAT SOURCES 
     Various circuits can generate a PTAT voltage or PTAT current source.  
Several feasible architectures will be presented.  First, a few circuit architectures are 
shown that rely on the voltage differences of two diode-connected devices that have 
different current densities.  Second, a circuit that has one device in saturation and a 
second device operating in the linear region is shown.  Third, a circuit that current 
mirrors an input voltage into a diode connected device is shown.  All of these circuits 
result in a PTAT voltage or PTAT current reference. 
     The difference of the gate to source voltage, gsV∆ , of two devices having 
different current densities and both devices operating in the saturation region may be 
derived by following these expressions: 
    21 gsgsgs VVV −=∆ ;      (4.20) 


















;     (4.21) 


















;     (4.22) 
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−=∆ .    (4.23) 
Assuming that the current density of device 1M  is greater then the current density of 
device 2M , then gsV∆  will respond with a temperature dependence related to the 
mobility temperature dependent coefficient. 
     If the devices are operating in the subthreshold region, then the results are 
significantly modified.  A PTAT voltage based on gsV∆  of devices operating in the 
subthreshold region may be obtained by following these equations and using proper 
substitutions: 
    21 gsgsgs VVV −=∆ ;      (4.24) 














1 lnφ ;      (4.25) 














2 lnφ ;      (4.26) 















gs .      (4.27) 
In this case the voltage is directly proportional to temperature while all other device 
temperature characteristics cancel each other out.  This is a favorable property because 
the second order temperature effects should be minimal and related to device 
mismatching parameters and the subthreshold slope n .  It is assumed that the temperature 
coefficient of a resistor is negligible or will be cancelled out in the implementation of a 
temperature stable reference.  Figures 4.5 and 4.6 show two circuits that generate a PTAT 
current reference based on the gsV∆  of two devices. 
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Figure 4.5:  PTAT Current Generator with OPAMP 
     In both of the circuits shown in Figures 4.5 and 4.6, there exists a potential 
startup problem with the circuit.  Therefore additional circuits must be added to ensure 
the proper operation.  The temperature slope of the PTAT current is adjusted by the 
parameters M , J , and K , which are all easy layout adjustments.  This analysis is 
completed in the follow section. 
     With the assumption that 1M  and 2M  are operating in the subthreshold 
region in Figure 4.5, the PTAT output current outI  may be found [63].  The OPAMP 
forces the node voltages 
          12 gsVV = .       (4.28) 
Using KVL, it is determined that 
     RIVV gs 222 += .      (4.29) 
By solving equation 4.29 for 2I  and substituting in equation 4.24 





=2 .       (4.30) 

















43 JSS = 45 MSS =
12 KSS = 1S
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         2MIIout = ;       (4.31) 
          21 JII = .       (4.32) 
The size differences between 1M  and 2M  are related by 
          12 KSS = .       (4.33) 
By substituting equations 4.33 and 4.32 into equation 4.27, it is found that 
    ( )JK
q
kTnVgs ln=∆ .      (4.34) 
Now, the output current may be solved by substituting equations 4.31 and 4.34 into 
equation 4.30 resulting in the expression 
          ( )JK
qR
kTMnIout ln= .      (4.35) 
The circuit in Figure 4.5 clearly produces a PTAT current source.  However, because 
today’s applications strive to minimize area and power consumption, the OPAMP is not 
desirable. 
     A similar result for a reference current may be obtained with the circuit 
presented in Figure 4.6 [15].  In this case, the operational amplifier is not required.   
 
 



















Completing the KVL to relate both of the gate to source voltages of 1M  and 2M  to each 
other, results in the expression 
    RIVV gsgs 121 += .      (4.36) 
The relationships of 1I  to 2I  and of outI  to 1I  may be expressed as follows: 
         21 JII = ;       (4.37) 
        1MIIout = .       (4.38) 
Solving for 1I  in equation 4.36 and substituting the result into equation 4.38 results in 





= .      (4.39) 
By expanding gsV∆  and using the area ratio between devices 1M  and 2M , the final 
result is 
    ( )JK
qR
kTMnIout ln= .      (4.40) 
This result is identical to the results of the circuit presented in Figure 4.5.   
     The circuit shown in Figure 4.7 also results in a PTAT voltage output [65, 66].  
The analysis is more complex than with the previous PTAT solutions.  Assuming that the 
input voltage is a constant, the device 2M  will operate in the saturation region while 
device 1M  operates in the linear region.  By allowing the 
 
 







parameter β  to be defined as 
    
2
SCoxµβ = ,       (4.31) 
the saturation current relationship for device 2M  may then be written as 
            ( )2222 thgsd VVI −= β .      (4.32) 
The linear current relationship for device 1M  may be expressed as 
   ( ) ⎥⎦
⎤
⎢⎣
⎡ −−= 211111 2
12 dsdsthgsd VVVVI β .     (4.33) 
By inspection of the circuit in Figure 4.7, it is found that the following expressions are 
valid: 
         ings VV =1 ;       (4.34) 
     12 dsings VVV −=       (4.35) 
         outds VV =1 .       (4.36) 
Substituting of all of these parameters and knowing that the currents must be equal, the 
following expression may be written: 
          ( ) ( )2221 2
12 thoutinoutoutthin VVVVVVV −−=⎥⎦
⎤
⎢⎣
⎡ −− ββ .    (4.37) 
The following parameters may be defined as 





=C      (4.38) 
and 
      ( )thin VVK −= ,      (4.39) 
equation 4.37 may be expanded and rewritten into the quadratic equation 







⎛ + CKVCKKVC outout .     (4.40) 
Solving this equation results in the following general solution 
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VVV .     (4.41) 
Upon further inspection and by the use of Spice, the root that uses the positive sign is not 
a valid solution so equation 4.41 becomes 























VVV .     (4.42) 
In evaluating which root was valid, an error of less than 0.1% was obtained when using 
the Spice Level1 models.  The temperature dependence due to mobility is cancelled and 
the temperature dependence of outV  is related to a constant minus the threshold voltage.  
As the threshold voltage decreases over temperature, the output voltage will increase. 
     There is one concern about the output voltage of this circuit.  Due to the nature 
of the power supplies and how they are being reduced with the technology scaling, the 
output voltage may be very small.  It is potentially a difficult problem to level shift this 
voltage or convert it into a current.  Another concern with the presented circuit may be 
the error introduced due to the bulk potentials being different for both devices.  This can 
be alleviated by converting the n-channel devices into p-channel devices and connecting 
the bulk ties to the drain of the devices. 
     The circuit shown in Figure 4.8 may be setup to output a CTAT or PTAT 
voltage.  Both cases of operation in the saturation region and subthreshold region for the 




Figure 4.8:  Current Mirror into a Diode-connected Device 
currents of 1M  and 2M  are related by 
          21 JII = .       (4.42) 
Let the parameter C  be defined as 
        JKC = .       (4.43) 
The current mirror consisting of M3 and M4 requires that 
   ( ) ( )2221 thinthout VVJVV −=− ββ .     (4.44) 
Solving for outV , the expression for the devices in saturation is 
        ( ) thinout VCCVV −+= 1 .      (4.45) 
Equations 4.44 and 4.45 may also be written for the case where the devices M1 and M2 
are operating in the subthreshold region.  The result is 
























expexp 21 .     (4.46) 
Solving this expression for outV  and substituting in the parameter C , gives the result 









12 KSS = 1S
inV
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By inspection of equations 4.45 and 4.47, if 1>C  it is clear that the output voltage will 
act as a PTAT voltage.  Otherwise, the circuit will generate a CTAT voltage. 
4.4 PIECEWISE LINEAR CORRECTION CIRCUIT 
The output of a properly summed CTAT and PTAT current will result in a 
reference voltage that is reasonably stable with respect to temperature.  There remains, 
however, some residual error.  Piecewise Linear (PWL) circuits may be used to further 
reduce this error.  From the CTAT-PTAT sum, a PWL circuit is a circuit for which the 
output current is active only above or below a specified temperature.  The specifics of the 
process used to reduce the residual error will become clearer in Chapter 5. 
A PWL circuit that will generate a current above a specified temperature is shown 
in Figure 4.9 [64].  It includes two current sources reflecting scaled versions of  
 
 
Figure 4.9:  PWL Circuit Active when breakTT >  
CTAT and PTAT currents, a method to take the difference between these two currents, 
and a method to drive a scaled current based on the difference of the two currents.  Even 
though the PWL name would indicate that it has a linear response, the response is 
M2
errorIxI




actually highly dependent on the CTAT and PTAT signals.  However, due to the naming 
convention of Rincon-Mora [64], the PWL name is used throughout this document.   
The parameters B  and D  allow the ptatI  and ctatI  to be scaled, respectfully.  The 
devices 1M  and 2M  mirror the scaled ptatI  current so that the difference of the 
temperature dependent currents may be taken.  With device 4M  being diode-connected 
and tied into the same node which takes the difference of the temperature dependent 
currents, the current through 4M  may be expressed as 
            ctatptatx DIBII −= .      (4.48) 
Based on the current mirror to produce the scaled current difference of these currents, it is 
found that 
      ( )ctatptaterror DIBINI −= .      (4.49) 
With further evaluation, it should be apparent that outI  will not produce any current until 
the condition 
    0>− ctatptat DIBI       (4.50) 
The breaking point at which errorI  will start to conduct is the temperature at which the 
scaled temperature dependent currents are equal.  This is under the condition 
( ) ( )breakctatbreakptat TDITBI = , where breakT  is the desired temperature to begin conducting 
current.  The scaling relationship between D  and B  will typically not be an integer value 
and the parameters only relate to each other.  Therefore, the parameter D  may be chosen 
by the designer, which leaves the following relationship to be solved: 






DB = .      (4.51) 
     An example of this PWL circuit that conducts current above a specified 
temperature is shown below.  The following temperature dependent equations were used: 
       ( )nomctat TTI −⋅⋅−⋅= −− 96 101701090 ;     (4.52) 
       ( )nomptat TTI −⋅⋅+⋅= −− 96 106.561052 .     (4.53) 
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The temperature nomT  is room temperature in degrees Kelvin.  By choosing the breaking 
point to occur at Co50  and choosing the scaling constant D  to be equal to one, the 
scaling constant B  is found to be equal to 1.73.  Figure 4.10 plots the temperature 
response of this example using the assumptions above and equations 4.49, 4.52, and 4.53. 
 
Figure 4.10:  PWL Current that Responds with breakTT >  
In order to change the breaking point, the ratio of DB :  has to change.  The slope of the 
PWL output current is then set by the parameter N , which was set to three in the above 
plot. 
     A second PWL circuit may be designed that conducts current below a 
specified temperature.  Such a circuit is shown in figure 4.11.  This circuit is primarily 




Figure 4.11:  PWL Circuit Active when 1TT <  
current sources for the PTAT and CTAT have been swapped.  This circuit will not 
produce an output current above the specified output temperature breakT .  In this case, 
using the same procedure as above, the output current 
       ( )ptatctaterror QIPINI −= .      (4.54) 
The PWL output current will be conducting until the relationship 
             0>− ptatctat QIPI       (4.55) 
is violated.  At that particular temperature and above, no errorI  current will be produced.  
To solve for the scaling coefficients to set the temperature breakpoint, the relationship of 






QP =       (4.55) 
may be used.  Using the same temperature dependent equations for ctatI  and ptatI  as 
above, and assuming Q  is equal to one, a solution to equation 4.55 may be obtained.  In 
one variation, the temperature breakT  is set to C
o70 .  This results in the scaling constant 
P  to be equal to 1.53.  With the parameter N  equal 3, the results are shown in Figure 
M2
errorIxI




4.12.  The temperature at which errorI  goes to zero may be adjusted by changing the  
QP :  ratio, while the slope of PWL output current can be adjusted by adjusting N . 
 
Figure 4.12:  PWL Current that Responds with breakTT <  
4.5 CONCLUSION 
     Several circuits were proposed that have the capability to generate a voltage or 
current with a PTAT or CTAT response.  The PWL circuits provide a method in which a 
PTAT or CTAT current may be generated that operates above or below a specified 
temperature.  These circuits may be combined in such a way to produce a voltage or 
current reference that is quite stable with respect to temperature.  There are a significant 
number of circuits that may be used to produce these stable sources.  Ideally, the 
minimum number of stacked devices is used.  This will allow for the voltage reference 
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technology to operate at the minimum power supply, which will enable the voltage 

















Chapter 5:  Voltage Reference System Level 
5.1 INTRODUCTION 
      In this chapter a voltage reference architecture is shown that generates a stable 
reference by summing multiple temperature dependent currents at a single node and 
converting it into a voltage.  By representing each current generated by these blocks as a 
polynomial and applying the Method of Least Squares while doing an iterative search for 
the best PWL temperature breakpoints, an optimized, higher order voltage reference may 
be designed at the system level.  Chapter 6 uses the methodology presented in this 
chapter to combine several circuits that were presented in Chapter 4 to demonstrate the 
power of this methodology. 
5.2 VOLTAGE REFERENCE ARCHITECTURE 
     The voltage reference architecture is made up of a PTAT, a CTAT, and 
multiple PWL circuits.  Figure 5.1 shows a system level diagram of the architecture.  As 
can be observed in Figure 5.1, a PTAT current, a CTAT current, and multiple PWL 
currents are scaled and summed together, resulting in a total current totalI .  This total 
current is then forced into a resistor (i.e. scaled) to generate the temperature independent 




Figure 5.1:  System Architecture of ( )thN 1+  Order Voltage Reference 
     The core of the voltage reference is the scaled summation of the PTAT and 
CTAT currents, which may be referred to as coreI .  The currents ctatI  and ptatI  are scaled 
by gains 1K  and 2K  and are summed into the summing node totalI .  It was demonstrated 
in Chapter 4 that the temperature response of any silicon device will not be perfectly 
linear.  Instead, the temperature response of each circuit is best described by a 
polynomial.  Therefore the response of coreI  should not be expected to be a constant over 
temperature.  A number of PWL currents may be activated or deactivated at specific 
temperature breakpoints to force the total current to a minimum deviation over 
temperature.  By summing up all of the polynomials, the output voltage of the reference 































       ( )RIKIKIKIKIKV NPWLNPWLPWLptatctatref ,22,41,321 ... +−−−−+= .     (5.1) 
     One of the goals of this architecture, besides initial accuracy, is to minimize 
the voltage variation over temperature.  The Temperature Coefficient (TC ) is a metric 
for voltage references and is expressed as [68, 69]: 





= .           (5.2) 
The parameter nomV  is the mean of the reference voltage over the temperature range 
rangeT .  The voltages maxV  and minV  are the maximum and minimum voltages that occur in 
the overall temperature range.  This metric will be used consistently as a measure of 
performance. 
5.3 METHOD OF LEAST SQUARES 
     The Method of Least Squares (MLS) is a way to best fit refV  to a 
predetermined temperature response by solving for the scaling coefficients 21 +− NKK .  
In the case of a stable voltage reference, the best fit curve will be a constant voltage over 
temperature.  In some applications, a linear curve with temperature may be preferred.  By 
applying the Method of Least Squares, a best fit to any desired response may be 
achieved. 
     The MLS minimizes the sum of the squared differences of the resulting curve 
to the expected curve.  As shown in equation 5.1, refV  is a polynomial that is dependent 
on temperature.  If the targeted curve is a constant,C , over temperature, then the MLS is 
minimizing the error, q , under the condition that [67] 









ref tVCq          (5.3) 
where maxT  is the maximum temperature and minT  is the minimum temperature in rangeT .  
The error, q , is dependent on the scaling coefficients in the polynomial refV .  The error is 
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minimized by taking the derivative of q  with respect to each individual coefficient and 
setting the result equal to zero.  Once this is complete, all of the coefficients may be 
solved for simultaneously.  In the case of refV , this will result in 2+N  equations for the 




















































































In matrix form, the above relationship looks like 






































































































Using a mathematical tool, such as Matlab, the scaling coefficients are easily found.  An 
example of applying the MLS to the architecture shown in Figure 5.1 will demonstrate 
the effectiveness of this methodology. 
5.4 METHOD OF LEAST SQUARES VOLTAGE REFERENCE METHODOLOGY 
     A Matlab script was written to solve for the coefficients for first order, third 
order, and fifth order references.  The script used equations 4.10 and 4.27 to generate the 
ctatI  and ptatI  currents.  The process dependent parameters used in these equations are the 
same values that were used in Chapter 3 to discuss the theoretical temperature 
dependence of MOSFETs.  The resulting temperature dependent currents ctatI  and ptatI  
are shown in Figure 5.2.  Using the CTAT and PTAT data, a PWL response was 
generated based on given temperature breakpoints.  For convenience, and consistency 
with the examples to follow, the following relationships are defined: 
        ( )tFIctat = ;         (5.6) 
        ( )tGI ptat = ;        (5.7) 
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IPWL ;      (5.9) 
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I PWL ;    (5.10) 
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IPWL ,    (5.11) 
where t  is temperature.  As described in Chapter 4, the ratios of QP :  and DB :  set the 
temperature breakpoints, breakT , of the PWL functions.  The type of PWL circuit was 
chosen based on the knowledge of the core’s temperature response which will become 
apparent further in this chapter. 
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Figure 5.2:  ctatI  and ptatI  for MLS Example 
     In the following examples, only the currents will be discussed because it is 
assumed that R is a scalar without any temperature dependence.  This will allow a clear 
explanation of how the reference architecture operates and how the MLS may be applied 
to generate an optimum solution.  The temperature range used in demonstrating the MLS 
method is from Co55−  to Co125 . 
     The first order reference sums the scaled version of the PTAT and CTAT 
currents.  The reference output voltage is expressed as 
       ( )RIKIKV ptatctatref 21 += ,      (5.12) 
but as mentioned earlier, the focus is on totalI  which is expressed as 
    ptatctattotal IKIKI 21 += .     (5.13) 
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Using MLS, the matrix is set up as 

































1 .    (5.14) 
The targeted output voltage is 0.4V, over the entire temperature range.  For simplicity, 
the matrix relationship was setup as a current relationship instead of a voltage 
relationship for the reasons mentioned above.  Solving for the scaling coefficients results 
in 633.01 =K  and 086.42 =K .  The total current for the first order voltage reference is 
   ptatctattotal III 086.4633.0 += .      (5.15) 
The current totalI  is shown in Figure 5.3 and results in a parabolic curve.  By estimating 
the maximum and minimum current over the 180 degree temperature range, the TC  is 
approximately 30 ppm per degree Celsius.  With the upward bend of the parabolic 
response, it is fairly straightforward to determine which type of PWL blocks will help 
reduce the temperature variation. 
     A third order voltage reference uses two PWL blocks in addition to coreI .  The 
expression for the current is 
   2,41,321 PWLPWLptatctattotal IKIKIKIKI −−+= . (5.16) 
The PWL temperature breakpoints are set to be equally spaced apart, regardless of 





Figure 5.3:  ptatctat IKIK 21 +  MLS First Order Example 
of CI oPWL 51, =  and breakT  of CI
o
PWL 652, = .  With all of the currents known over 
temperature, the MLS may be used to find the scaling coefficients.  The coefficients for 
the third order voltage reference are 6334.01 =K , 096.42 =K , 1094.03 =K , and 
0165.04 =K .  A plot of the first order response, level shifted so that its minimum is zero 
amps (i.e. )min( 2121 ptatctatptatctat IKIKIKIK +−+ ), along with 1,3 PWLIK  and 2,4 PWLIK  
are shown in Figure 5.4.  By the relationships of these three currents, it becomes apparent 
that when the differences are taken between these currents, there will be less current 
variation over the temperature range.  Figure 5.5 shows the result of equation 5.20.  The 
TC for the third order voltage reference is 3.82 ppm per degree Celcius, which is over an 
order of magnitude improvement over the first order voltage reference. 
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Figure 5.5:  totalI  for the Third Order Voltage Reference 
     The fifth order voltage reference is an extension of the third order reference.  
In this case, the total output current is expressed as 
    4,63,52,41,321 PWLPWLPWLPWLptatctattotal IKIKIKIKIKIKI +++++= .   (5.17) 
Again in this case, the temperature breakpoints of the PWL blocks are set apart by equal 
temperatures:  CT obreak 19−=  for 1,PWLI ; CT
o
break 17=  for 2,PWLI ; CT
o
break 53=  for 
3,PWLI ; CT
o
break 89=  for 4,PWLI .  Solving for the scaling coefficients using the MLS 
results in 6335.01 =K , 096.42 =K , 0695.03 =K , 0643.04 =K , 00913.05 =K , and 
0114.06 =K .  A plot of the level shifted coreI  with all of the PWL currents are shown in 
Figure 5.6.  A plot of totalI  is shown in Figure 5.7 and the TC is 4.1  ppm, which is 
approximately half of the TC of the third order voltage reference. 
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Figure 5.7:  totalI  for the Fifth Order Voltage Reference 
5.5 OPTIMIZING TC 
     The MLS minimizes the square of the integrated error over the temperature 
range.  By inspecting Figures 5.5 and 5.7, it should be apparent that the integrated error 
over the temperature range was minimized but the TC was not.  The MLS minimized the 
error based on the temperature breakpoints that the algorithm was given.  In order to find 
the optimized solution for a particular higher order voltage reference, proper selection of 
the PWL temperature breakpoints is required.  As mentioned above, the MLS was 
performed using a Matlab script.  By expanding this script to do an iterative search for 
the best measured TC by sweeping the PWL temperature breakpoints, the optimum 
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solution may be found.  Figure 5.8 shows the results of a third order voltage reference 
where the breakpoints are set and where the optimum TC was found by sweeping the 
PWL temperature breakpoints. 
 
Figure 5.8:  totalI  of Set and Iteratively Searched PWL Temperature Breakpoints 
The resulting improvement is just over %14 , bringing down the TC to 3.28 ppm per 
degree Celsius.  The original temperature breakpoints were set at Co5  and Co65 .  When 
the optimum solution was sought by sweeping the temperature breakpoints, the algorithm 
settled on Co8  and Co69 . 
5.6 MLS METHODOLOGY CONCLUSION 
     A simple and expandable voltage reference architecture has been shown.  By 
using the Method of Least Squares in combination of an iterative search for the PWL 
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temperature breakpoints, an optimum solution for a voltage reference may be found.  The 
TC was reduced by an order of magnitude by increasing the voltage reference from a first 
order to a third order reference.  By increasing the order again, to a fifth order voltage 
reference, the TC was reduced by an additional half.  By cascading N  number of PWL 






















Chapter 6:  Voltage Reference Circuit 
6.1 INTRODUCTION 
    This chapter uses the temperature dependent circuits that were developed in 
Chapter 4 and applies the design methodology discussed in Chapter 5 to produce stable 
voltage references.  First order, third order, and fifth order references are first presented 
in a µ18.0  process technology operating with a power supply of  0.9 volts and producing 
a reference voltage of 0.4 volts.  Then, first and third order voltage references are 
presented in a nm90  process technology operating at 0.4 volts with an output voltage of 
0.2 volts.  In both technologies, the power supply was targeted to be approximately twice 
that of the threshold voltages of the MOSFET devices.  The impact of process variations 
and techniques for calibrating or trimming the voltage references are discussed. 
6.2 FIRST ORDER VOLTAGE REFERENCE, µ180.  
     The summation of a PTAT and CTAT current into a resistor forms the core of 
the voltage reference.  It is from this first order voltage reference that higher order 
voltage references will be implemented using the PWL circuits.  Figure 6.1 shows a first 
order reference, based on one of the temperature dependent circuits that were discussed in 
Chapter 4. 
     The box labeled “ ptatI  and ctatV  generator” was described in detail and may be 
reviewed in section 4.3 where Figure 4.6 is presented.  As previously presented, the 
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Figure 6.1:  Voltage Reference Core 
current ptatI  is generated through device M3 based on 1R  and the gsV∆  of devices M1 
and M2 so that 





= .         (6.1) 
This circuit is a self-sustaining circuit.  In other words, it’s a closed loop feedback system 
that holds itself at a desired operating point.  There is an inherent startup problem with 
this circuit that is easily resolved with an additional circuit.  The additional circuit should 
ensure that the voltage reference turns on while not interfering with the performance of 
the voltage reference when it is operational.  There are many published examples of 
startup circuits that are published [15, 69, 74, 85]. 
     A voltage to current converter, labeled “V to I converter,” produces ctatI  that is 
proportional to the 2gsV  voltage.  This circuit is comprised of an OPAMP that drives a 
current to force the voltage across 2R  to be equal to 2gsV .  Therefore, 





I gsctat = ,         (6.2) 
where ctatI  is being driven by device M9.  The amount of error of this current is related to 
the open loop gain of the OPAMP.  The OPAMP’s quiescent current is regulated by the 
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techniques are well known and may be applied here [7, 15, 33, 74].  Typically, a 
capacitor is used and if one is required, it may be placed across the gate and drain of 
device M5. 
     The temperature dependent currents through devices M3 and M9 will be used 
by the MLS algorithm that was presented in Chapter 5 to set the scaling coefficients.  The 
voltage reference scales ctatI  and ptatI  by 1K  and 2K  by setting the ratio of the current 
density of devices M11 to M9 and M10 to M3, respectfully.  As a result the reference 
voltage output may be expressed as  
















+= .       (6.3) 
It is assumed that the material is the same for all of the resistors.  Thus, the temperature 
variation of resistors 1R  and 2R  are cancelled out by the temperature variation of 3R .  To 
be consistent with Chapter 5, it is worth noting that the total current for this circuit was 
defined as totalI  and may be expressed as 












+= .        (6.4) 
     In order to merge the MLS algorithm with the circuit design, a Spice 
simulation was run on the first order voltage reference to collect the temperature 
dependent currents from devices M3 and M9.  Using the same algorithm that was used in 
Chapter 5, but replacing the theoretical data with the Spice simulated ctatI  and ptatI  data, 
the scaling coefficients were determined.  This has the benefit of including the non-ideal 
effects of the temperature dependent circuits. 
     The MLS algorithm does not consider the non-ideal effects of transistors M10 
and M11.  Therefore, a slight adjustment of device ratios is required in order to minimize 
the TC.  The adjustment that was needed in this case moved the minimum of the 
parabolic temperature response only a few degrees.  The temperature response for 
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CTC oo 700 <<  and CTC oo 12555 <<−  are shown in Figure 6.2 and Figure 6.3, 
respectfully.  The TC of these two temperature sweeps are 56 Cppm o  for the 
CTC oo 700 <<  case and 132 Cppm o  for the CTC oo 12555 <<−  case. 
 
 




Figure 6.3:  µ18.0  First Order Reference for CTC oo 12555 <<−  
6.3 THIRD ORDER VOLTAGE REFERENCE, µ180.  
     A third order voltage reference is created by adding two PWL circuits to the 
circuit presented in Figure 6.1.  Figure 6.4 shows the additional PWL circuits.  It is worth 
noting that these PWL circuits are mathematically equivalent to the ones presented in 
section 4.4.  However, instead of sourcing a current, these circuits will sink the desired 




Figure 6.4:  PWL Circuits for Third Order Voltage Reference 
     The MLS algorithm uses the simulated ctatI  and ptatI  data while sweeping the 
temperature breakpoints of the PWL circuits.  Similar to the first order voltage reference, 
the non-ideal effects of the transistors require some final adjustments to the scaling 
coefficients.  The ratios that the MLS algorithm chose for DB :  and QP :  set the 
temperature breakpoints.  There were no necessary adjustments to these ratios, but there 
were some adjustments required for the scaling coefficients 3K  and 4K .  The results of 
the third order voltage reference design for the CTC oo 700 <<  and 
CTC oo 12555 <<−  case are shown in Figures 6.5 and 6.6, respectively.  The 
performance results of these two cases are Cppm o3.4  for CTC oo 700 <<  and 
Cppm o3.11  for CTC oo 12555 <<− .  It is shown that temperature variations are 
reduced by approximately an order of magnitude going from the first order to the third 
order voltage reference.  These results are consistent with the findings and conclusions of 
the system design and analysis in Chapter 5. 
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Figure 6.6:  µ18.0  Third Order Reference for CTC oo 12555 <<−  
6.4 FIFTH ORDER VOLTAGE REFERENCE, µ180.  
     A fifth order voltage reference is an extension of the third order voltage 
reference.  Adding an additional circuit, as presented in Figure 6.4, results in a total of 4 
PWL circuits.  Two of the PWL circuits subtract the currents from the parabolic curve 
before the minimum.  The other two PWL circuits subtract currents when the temperature 
is above the minimum. 
     The MLS algorithm is set up as it was used for the scaling coefficients in the 
third order voltage reference example.  The non-ideal effects of the transistors had some 
effects that were not predicted by the MLS algorithm, so again, some minor adjustments 
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were required.  The results of the fifth order voltage reference are shown in Figure 6.7 for 
the CTC oo 12555 <<−  case.  The performance in this case is Cppm o8.4 , which is 
twice the TC performance of the third order voltage reference.  This is consistent with the 
system analysis of Chapter 5. 
 
Figure 6.7:  µ18.0  Fifth Order Reference for CTC oo 12555 <<−  
6.5 FIRST ORDER VOLTAGE REFERENCE, µ090.  
     The first order voltage reference circuit used for the nm90  process may be 
observed in Figure 6.1.  As expected, this architecture is fully capable of being scaled 
with technology.  As discussed in Chapter 2, some of the non-ideal effects of the 
transistors are more apparent in this process.  For example, the leakage currents of the 
devices become apparent at the higher temperatures when the same magnitudes of the 
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ctatI  and ptatI  currents are used in the µ18.0  design example.  By decreasing the resistor 
sizes and increasing the ctatI  and ptatI  currents, it is possible to reduce the relative 
contributions of the leakage currents.  This increases the overall power consumption, but 
is required to effectively swamp out as much of the leakage current as possible. 
     Using the simulated data for ctatI  and ptatI , the MLS algorithm solves for the 
scaling coefficients.  A plot of the first order voltage reference response to temperature is 
shown in Figure 6.8 and Figure 6.9 for the CTC oo 700 <<  and CTC oo 12555 <<−  
case, respectively.  The TC performance of the voltage reference is Cppm o108  for 
CTC oo 700 <<  and Cppm o230  for CTC oo 12555 <<− .  The temperature variation 
for the nm90  process is about twice that of the µ18.0  process.  This can be attributed to 
the leakage current increasing with temperature.  It can be observed that the minimum of 
the response curve is no longer centered at Co35 , but is offset to a higher temperature.  
The leakage current from devices M10 and M11 are contributing to ptatI , thus effectively 
changing the scaling coefficient K1 with temperature.  If it is desired to compensate for 
this effect, a p-channel dummy load may be added.  The dummy device should be 
configured so that the drain, gate, and bulk are tied to refV  and the source is tied to ssV .  
The appropriate size device would allow the dummy load’s leakage current to source the 









Figure 6.9:  nm90  First Order Reference for CTC oo 12555 <<−  
6.6 THIRD ORDER VOLTAGE REFERENCE, µ090.  
     The third order voltage reference for the nm90  process is implemented by 
combining the circuits shown in Figures 6.1 and 6.4.  Due to the non-ideal effects of the 
transistors in this process, a modification was done to the PWL circuit that sinks the 
current 2,PWLI .  Due to the output impedance of the devices and their leakage currents, 
there was not a strong transition as the temperature varies across the temperature 
breakpoint.  Instead, the transition is rounded and difficult to use in the final solution of 
the circuit.   
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     A differential approach was taken to solve this problem.  Figure 6.10 shows a 
more complex circuit that accomplishes the PWL action that is desired.  This circuit is 
comprised of two PWL circuits that are tied to the input of a two stage differential 
OPAMP.  The two PWL circuits are designed so that one is active when the temperature 
is below a specified temperature breakpoint.  The other PWL circuit is designed to be 
active above the same specified temperature breakpoint.  Thus, the two currents 
generated will cross each other at breakT , regardless of whether or not there is a strong 
transition from either circuit.  The OPAMP is used to amplify, convert the differential 
signal into a single ended output, and drive the 2,PWLI  current with higher output 
impedance devices.  
 
 
Figure 6.10:  Gain Enhanced PWL Circuit 
     The same methodology that was used in section 6.2 is used with the MLS 
algorithm to solve for the scaling coefficients and temperature breakpoints.   The result 
for the third order voltage reference is shown in Figure 6.11.  The TC is measured to be 
Cppm o3.7 , which is approximately an order of magnitude improvement over the first 
order voltage reference in the nm90  process. 
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Figure 6.11:  nm90  Third Order Reference for CTC oo 700 <<  
6.7 DEPENDENCE ON POWER SUPPLY 
All circuits have some response to power supply variations.  Some circuits are 
more immune to these variations than others.  Figure 6.12 shows the results of a power 
supply sweep from 0.1 volts to 2.0 volts for the circuit used in the µ18.0  process.  It can 
be observed that the circuit is active for a power supply voltage that is above 0.6 volts.  
This, in effect validates the capability of this architecture to operate down to extremely 
low voltages.  Figure 6.13 shows the results of a power supply sweep from 0.1 volts to 
1.0 volts for the circuit designed in the nm90  process.  In this case, it seems that the 
circuit becomes active in the region where the power supply reaches 0.3 volts. 
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Figure 6.12:  Power Supply Sweep of Voltage Reference ( µ18.0 ) 
In both cases, the response to the power supply when the circuits are fully 
functional seems to indicate a reasonable immunity to the power supply variation.  The 
power supply variation is on the order of dB30 .  This can be improved significantly by 
swapping out the core of the voltage reference.  If the circuit presented in Figure 4.5 is 
used, then the expected power supply rejection is expected to increase.  The OPAMP in 
that design provides a significant increase of DC power supply rejection.  A previous 
design using this architecture was completed and was measured to have a power supply 
rejection on the order of dB80 . 
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Figure 6.13:  Power Supply Sweep of Voltage Reference ( nm90 ) 
6.8 PROCESS VARIATION 
     Several process parameters affect the performance of the voltage reference 
circuit [89-92].  This circuit architecture was setup to help minimize the errors introduced 
in manufacturing.  Device and resistor mismatches change the operating points of the 
CTAT and PTAT circuits.  Device mismatches cause relative errors in the scaling 
coefficients.  All of these mismatches contribute to deviations from the ideal output 
voltage and the TC.  The matching of device M1 to M2 sets the operating point for the 
temperature dependence of ptatI .  In the same manner, the relative operating point of ctatI  
to ptatI  is dependent on the matching of resistors 1R  and 2R .  A voltage offset error may 
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also be introduced by the OPAMP’s input pair from devices M5 and M6, causing error in 
ctatI .  The scaling coefficient accuracy is dependent on matching devices M9 and M3 to 
all of the PWL circuits and the devices that make up the core of the voltage reference.  
Any process variations of these devices alter the required scaling coefficients for proper 
placement of temperature breakpoints as well as scaling the amount of current to sum into 
the output voltage’s node.  Depending on the application’s need for accuracy, the process 
variation may be addressed by the physical circuit or by performing a trim or calibration 
to the circuit after manufacturing. 
     For the architecture presented in Figure 6.1, both the ctatI  and ptatI  operating 
points depend on the same current in the feedback loop.  There are two possible 
opportunities for a post manufacturing adjustment for this circuit.  First, a current may 
source from or sink into the top of 1R .  By injecting a positive or negative error current 
into this node, the ideal operating point of this circuit may be regained.  This should 
position the refV  closer to its ideal voltage while optimizing the TC.  A current DAC may 
be designed to accomplish this goal, where the calibration data may be stored in memory.  
The second method, which is frequently used for accurate voltage references today, 
includes laser trimming the resistors so that the voltage reference returns to its optimum 
operating point. 
     Minimizing process variation is also achieved by optimizing the area of the 
devices [89-92].  It can be shown that the threshold voltage of closely spaced MOSFETs 
will vary by the approximation of [15] 





≈σ .        (6.5) 
Therefore, to decrease the threshold voltage mismatch it is desirable to make the desired 
matching devices as large as possible.  Resistor mismatch is highly dependent on the 
process and the manufacturer of the silicon.  A general scaling relationship of the 
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variation relative to the process technology is not available, but local resistor mismatch 
variation will scale proportionally to 
       areaR1 ,          (6.6) 
where areaR  is the area of a local resistor.  However, each manufacturing facility will 
have statistical data available.  For the µ18.0  process technology, it is assumed that both 
the n-channel and p-channel devices have a process variation of ( ) WLmVVth 5=σ .  
The resistors are assumed to have a process variation of ( ) %18.0=Rσ  for the width and 
lengths used.  Both one sigma variations used here are slightly altered numbers from 
actual processing data reports provided by the manufacturer.  This type of data is 
considered confidential by the manufacturers, so it can not be disclosed in this document. 
     Data was captured for 500 simulation runs of the first order, third order, and 
fifth order circuit designs in the µ18.0  process.  All MOSFET devices had the threshold 
voltages varied independently by the relationship discussed above.  Also, all of the 
resistors had their values independently adjusted by the variation discussed above.  A 
histogram plot of all three designs, for the temperature range of CTC oo 12555 <<− , is 
shown in Figure 6.14.  Figure 6.15 places the statistical data of all three designs onto the 
same plot to emphasize the performance increase with each order of the voltage 
reference.  A summary of the expected circuit performance in manufacturing is 
summarized in Table 6.1. 
Process variation simulations were completed for the nm90  process over the 
temperature range of CTC oo 700 <<  for the first order and third order voltage 
references.  Mismatch and process variation data was not available for the nm90  process, 
so this simulation is not accurate but gives a general indication of its present sensitivity to 
process variation.  The results are shown in Figure 6.16 and Figure 6.17.  The statistical 
results are summarized in Table 6.2.  Not much emphasis was placed on the design for 
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process variation for this circuit, and it is apparent.  The assumptions for variation are the 
same as that for the µ18.0  process, except that the ( )thVσ  was set to WLmV5.2 .  The 
resistor mismatch variation remained the same.  Other dominant mismatch sources start 
to appear in this process but were not modeled, such as the mismatch of gate leakage 
currents due to the gate-oxide thickness variations. 
Table 6.1:  st1 , rd3 , and th5  Order Process Variations of µ18.0 , CTC oo 12555 <<−  








































































Figure 6.14:  Process Variations of st1 , rd3 , and th5  Order References, 
CTC oo 12555 <<−  
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Figure 6.15:  Process Variations of st1 , rd3 , and th5  Order References, 
CTC oo 12555 <<−  
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Figure 6.16:  Process Variations of st1  and rd3  Order References, CTC oo 700 <<  
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Figure 6.17:  Process Variations of st1  and rd3  Order References, CTC oo 700 <<  
Table 6.2:  st1 and rd3  Order Process Variations of nm90 , CTC oo 700 <<  
















































6.9 VOLTAGE REFERENCE DESIGN CONCLUSION 
     This chapter shows the performance capabilities of higher order voltage 
references in multiple technologies.  Using the MLS algorithm, a solution for scaling the 
temperature dependent currents is found.  With slight adjustments to the scaling 
coefficients given by the MLS algorithm to compensate for the non-ideal effects of the 
transistors, an optimized solution is completed. 
     The simulated performance results followed the expected results from the 
system analysis very closely.  Transitioning from a first order to a third order voltage 
reference reduced the TC by approximately an order of magnitude.  It was also 
demonstrated that going form a third order to a fifth order voltage reference 
approximately reduced the TC by half.  Table 6.3 summarizes the non-process variation 
TC performances.  The impact of process variation was reasonable and may be reviewed 
in Table 6.1 and Figure 6.11.  However, from a st1  order reference to a th5  order 
reference, the same relative magnitudes of performance was maintained. 
Table 6.3:  TC of Voltage Reference Circuit without Process Variation 
Technology Order Temp Co  TC Cppm o
µ18.0  st1  CTC oo 700 <<  56 
µ18.0  st1  CTC oo 12555 <<− 132 
µ18.0  rd3  CTC oo 700 <<  4.3 
µ18.0  rd3  CTC oo 12555 <<− 11.3 
µ18.0  th5  CTC oo 12555 <<− 4.8 
nm90  st1  CTC oo 700 <<  108 
nm90  st1  CTC oo 12555 <<− 230 
nm90  rd3  CTC oo 700 <<  7.3 
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Chapter 7:  Summary and Future Work 
     A voltage reference architecture that is able to scale with technology and 
perform with a low temperature coefficient is presented.  The architecture is able to 
reduce the TC of the voltage reference by an order of magnitude compared to standard 
first order voltage references.  This improvement allows the TC performance to compete 
with higher voltage bandgap references that are based on bipolar technologies.  The 
circuit is comprised of CMOS devices and resistors, where there are no more than two 
CMOS devices stacked between the power supplies.  This will guarantee the circuit 
operation to the lowest possible power supply voltage. 
     The reasons for scaling the dimensions of a CMOS device are compelling.  
With an ideal device, it is shown that an SOC’s area and power consumption will 
decrease with the square of the scaling coefficient.  Also, the SOC’s digital frequency of 
operation and analog circuit bandwidth will gain directly proportionally to the scaling 
coefficient.   These potentially rewarding goals are the motivation to scale the MOSFET 
devices. 
     Unfortunately, there is a price to pay for scaling the transistors.  All of the 
electric field strengths are not preserved, as would occur with ideal models for the 
devices.  Short channel effects of the devices force engineering trade-offs that hinder the 
performance of analog circuits.  As discussed in Chapter 2, the ddV  to thV  ratio does not 
scale linearly.  The ratio decreases, which reduces the amount of headroom available for 
analog circuits.  For this reason, it was required to develop a circuit that uses only two 
devices stacked between ddV  and ssV  for future generations of technology. 
     As a result of the lost headroom and threshold voltage tradeoff, a balance 
between the power consumption of both digital circuits and analog circuits will have to 
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be maintained while trying to sustain the ideal scaling of dsatI  for frequency 
considerations.  When a digital gate is powered off, it does not change states.  In this 
condition, at least one device in the gate typically has ddV  as its dsV  voltage, so that there 
is not a short between the power supplies.  The leakage current of this device is 
exponentially dependent on thds VV − .  Therefore, it is preferred for low power to have a 
higher threshold voltage at the expense of headroom.  Other non-ideal effects are 
discussed in Chapter 2, which include dynamic range and power consumption.  However, 
even with the non-ideal effects entering the scaling process, the manufactured devices are 
keeping up with the scaling trend and are reaping many of the benefits. 
     In order to gain insight into the operation of a temperature independent voltage 
reference, the fundamental temperature properties of silicon and their models are 
discussed in Chapter 3.  Using the temperature dependent parameters of the CMOS 
device, CTAT and PTAT voltage and current references may easily be evaluated.  
Chapter 4 presented many types of PTAT and CTAT signal generating circuits that may 
be used to generate a temperature independent reference.  All of the circuits have no more 
than two devices stacked between the power supplies, thus keeping the requirements of 
future generations of technology in mind and proving that there is more than one viable 
solution to this problem. 
     By using the basic temperature dependent signals from circuits like the ones 
shown in Chapter 4, a system that sums all of the temperature dependent signals together 
is shown to produce a temperature stable voltage reference.  A methodology, introduced 
in Chapter 5, uses the idea of treating every temperature dependent parameter as a 
polynomial.  By summing and scaling multiple temperature dependent polynomials 
together, a higher order voltage reference may easily be designed. 
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     Applying the system theory discussed in Chapter 5 to actual circuits, several 
voltage references and their performance characteristics are shown in Chapter 6.  A 
circuit design operating at 0.9 volts in a µ18.0  technology is developed.  First order, 
third order, and fifth order circuit designs are presented.  In all cases, the circuit’s 
temperature response improves as predicted by the theory presented in Chapter 5.  In 
order to show the scalability of this architecture, first and third order solutions are also 
presented in a nm90  process operating at 0.4 volts.  The results show that a fully CMOS 
scalable voltage reference is a viable option for the SOCs and their future technologies. 
     The precedent has been set that a solution for a scalable, high performing, fully 
CMOS voltage reference.  The circuits proposed are targeted to be manufactured within 
the next year, pending the availability and scheduling of the shuttles for the µ18.0  and 
nm90  process.  Additional work that would be beneficial, incorporates a circuit to extract 
the threshold voltage.  With this additional information, a model of the threshold 
voltage’s response to temperature may be verified and updated, if required. 
     Additional work includes improvements for manufacturing by reducing the 
architecture’s sensitivity to mismatching of devices and resistors.  One alternative is to 
convert the architecture into a switched capacitor circuit.  A good starting point would be 
to switch two different currents into a single diode-connected device to generate the gsV∆  
that is responsible for the PTAT voltage.  This concept can be expanded throughout the 
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